STGAP1STR datasheet(56/67 Pages) STMICROELECTRONICS

56 / 67 page

Programming manual

STGAP1S

56/67

DocID027190 Rev 3

The VLONth bits set the UVLO threshold on the negative power supply according to

Table 40.

Setting the parameter to zero disables the UVLO protection of the VL supply.

The VHONth bits set the UVLO threshold on the positive power supply according to

Table 41.

Setting the parameter to zero disables the UVLO protection of the VH supply.

9.2.5

CFG5 register (isolated side)

The CFG4 register has the structure of Table 42.

Table 39. UVLO protection management

UVLOlatch

UVLO protection management

UVLO protection is not latched

UVLO protection is latched

Table 40. VL negative supply voltage UVLO threshold

VLONth [1 ... 0]

Negative supply voltage UVLO threshold [V]

Disabled

-3

-5

-7

Table 41. VH positive supply voltage UVLO threshold

VHONth [1 ... 0]

Positive supply voltage UVLO threshold [V]

Disabled

Table 42. CFG5 register

Bit 7 Bit 6 Bit 5 Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

2LTO_EN

CLAMP_EN

DESAT_EN

SENSE_EN

Default/reset

STGAP1STR 数据表(PDF) 56 Page - STMicroelectronics

STGAP1STR 数据表(HTML) 56 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载