STGAP1STR datasheet(26/67 Pages) STMICROELECTRONICS

26 / 67 page

Functional description

STGAP1S

26/67

DocID027190 Rev 3

7.2

Deadtime and interlocking

When single gate drivers are used in half-bridge configuration, they usually do not allow

preventing cross conduction in case of wrong input signals coming from the controller

device. This limitation is due to the fact that each driver does not have the possibility to

know the status of the input signal of the other companion driver in the same leg. Thanks to

the availability of two input pins with opposite polarity the STGAP1S allows implementing an

hardware interlocking that prevents cross conduction even in case of wrong input signals

generated by the control unit. This functionality can be achieved by implementing the

connection shown in Figure 5 and by configuring the IN-/DIAG2 pin as input (which is its

default configuration).

Figure 5. HW cross conduction prevention in half-bridge configuration with two

single gate drivers

When such configuration is used, it is also possible to enable the STGAP1S programmable

deadtime feature, which guarantees that at least a DT time passes between the turn-off of

one driver's output and the turn-on of the other driver. The deadtime value DT can be

programmed through the SPI interface as shown in Table 28 on page 51.

If the deadtime feature is enabled, a counter is started when the input status changes from <

IN- = '1' and IN+ = '0' > to a different combination, which means that the other driver in the

same leg is at the beginning of a turn-off (refer to Figure 6).

Once the counter is started it keeps counting regardless of any input variation until a DT

time has passed, and during this time the driver prevents the turn-on of its output even if the

controller tries to force the turn-on (inputs set to < IN- = '0' and IN+ = '1' >).

Once the programmed DT counter is expired, the driver immediately turns the output on as

soon as a turn-on command is present at the input pins, and no extra delay is added

μC

HIN

LIN

IN+

IN-

gapDRIVE HS

IN+

IN-

gapDRIVE LS

STGAP1STR 数据表(PDF) 26 Page - STMicroelectronics

STGAP1STR 数据表(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载