| 数据搜索系统,热门电子元器件搜索 |
|
STGAP1STR 数据表(PDF) 29 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STGAP1STR 数据表(HTML) 29 Page - STMicroelectronics |
|
29 / 67 page ![]() DocID027190 Rev 3 29/67 STGAP1S Functional description 67 7.3 Hardware RESET The device can be reset by forcing the VREG pin to ground through an external switch. The internal regulator is designed to stand this condition. The maximum current required to force the VREG pin to ground is indicated by the parameter IREG. 7.4 Power supply UVLO and OVLO Undervoltage protection is available on both VH and VL supply pins. The turn-on threshold can be programmed through the SPI writing the CFG4 register. A fixed 1 V hysteresis will set the respective turn-off threshold. Both UVLO protections can be independently disabled by setting the proper value in the CFG4 register. When VH voltage goes below the VHoff threshold the output buffer goes in “safe state” and the UVLOH status flag is forced high. If the UVLOlatch bit in the CFG4 register is set low (default), the UVLOH status flag is released when VH voltage reaches the VHon threshold and the device returns to normal operation. Otherwise the UVLOH flag is latched and the device remains in “safe state” until the VH voltage reaches the VHon threshold and the flag is released. See Section 7.11 on page 35 for indication on how the failure flags can be released. When VL voltage goes over the VLoff threshold the output buffer goes in “safe state” and the UVLOL status flag is forced high. If the UVLOlatch bit in the CFG4 register is set low (default), the UVLOL status flag is released when VL voltage goes below the VLon threshold and the device returns to normal operation. Otherwise the UVLOL flag is latched and the device remains in “safe state” until the VL voltage goes below the VLon threshold and the flag is released. See Section 7.11 for indication on how the failure flags can be released. Overvoltage protection is available on both VH and VL supply pins. Both OVLO protections can be disabled by setting the proper value in the CFG4 register. When the VH voltage goes over the OVVHoff threshold the output buffer goes in “safe state” and the OVLOH status flag is forced high. The OVLOH flag is latched and the device remains in “safe state” until VH voltage goes below the overvoltage threshold and the flag is released. See Section 7.11 for indication on how the failure flags can be released. When VL voltage goes over the OVVLoff threshold the output buffer goes in “safe state” and the OVLOL status flag is forced high. The OVLOL flag is latched and the device remains in “safe state” until VH voltage goes below the overvoltage threshold and the flag is released. See Section 7.11 for indication on how the failure flags can be released. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |