| 数据搜索系统,热门电子元器件搜索 |
|
STGAP1STR 数据表(PDF) 51 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STGAP1STR 数据表(HTML) 51 Page - STMicroelectronics |
|
51 / 67 page ![]() DocID027190 Rev 3 51/67 STGAP1S Programming manual 67 The CRC_SPI bit enables the CRC check on the SPI communication protocol. The UVLOD_EN bit enables the UVLO protection on VDD supply voltage. The SD_FLAG bit sets the SD pin functionality according to Table 26. When the reset of the failure flags through the SD pin is enabled, keeping low the SD pin for at least trelease causes all the latched flags of the status registers to be released at next SD rising edge. The DIAG_EN bit sets if the IN-/DIAG2 pin works as the input or open drain output according to Table 27. Refer to Section 7.1 on page 25 for details. The DTset bits set the deadtime value. The INfilter bits set the input deglitch time tdeglitch for SD, IN- and IN+ pins. Table 24. CRC enable CRC_SPI SPI communication protocol CRC enable 0 Disabled 1 Enabled Table 25. VDD supply voltage UVLO enable UVLOD_EN Supply voltage UVLOD enable 0 Disabled 1 Enabled Table 26. SD pin FAULT management SD_FLAG SD pin functionality 0 SD pin do not reset STATUS registers 1 SD pin reset STATUS registers Table 27. IN-/DIAG2 pin functionality DIAG_EN IN-/DIAG2 pin functionality 0 The IN-/DIAG2 pin work as input 1 The IN-/DIAG2 pin work as open drain output Table 28. Deadtime DTset [1 ... 0] Deadtime value [ns] 00 Disabled 0 1 250 1 0 800 1 1 1200 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |