ENICSF2811PBKA datasheet(142/172 Pages) TI1

142 / 172 page

XCLKOUT

(1/2 XTIMCLK)

XHOLD

XR/

XZCS0AND1

XZCS2

XZCS6AND7

XD[15:0]

Valid

XHOLDA

d(HL-HiZ)

d(HH-HAH)

High-Impedance

XA[18:0]

Valid

d(HH-BV)

d(HL-HAL)

See Note (A)

See Note (B)

TMS320F2810, TMS320F2811, TMS320F2812

TMS320C2810, TMS320C2811, TMS320C2812

SPRS174T – APRIL 2001 – REVISED MAY 2012

www.ti.com

Table 6-43. XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK)(1)(2)(3)

MIN

MAX

UNIT

td(HL-HiZ)

Delay time, XHOLD low to Hi-Z on all Address, Data, and Control

4tc(XTIM) + tc(XCO)

td(HL-HAL)

Delay time, XHOLD low to XHOLDA low

4tc(XTIM) + 2tc(XCO)

td(HH-HAH)

Delay time, XHOLD high to XHOLDA high

4tc(XTIM)

td(HH-BV)

Delay time, XHOLD high to Bus valid

6tc(XTIM)

(1)

When a low signal is detected on XHOLD, all pending XINTF accesses will be completed before the bus is placed in a high-impedance

state.

(2)

The state of XHOLD is latched on the rising edge of XTIMCLK.

(3)

After the XHOLD is detected low or high, all bus transitions and XHOLDA transitions will occur with respect to the rising edge of

XCLKOUT. Thus, for this mode where XCLKOUT = 1/2 XTIMCLK, the transitions can occur up to 1 XTIMCLK cycle earlier than the

maximum value specified.

All pending XINTF accesses are completed.

Normal XINTF operation resumes.

Figure 6-38. XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK)

142

Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812

ENICSF2811PBKA 数据表(PDF) 142 Page - Texas Instruments

ENICSF2811PBKA 数据表(HTML) 142 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载