数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ENICSF2811PBKA 数据表(PDF) 146 Page - Texas Instruments

部件名 ENICSF2811PBKA
功能描述  Digital Signal Processors
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

ENICSF2811PBKA 数据表(HTML) 146 Page - Texas Instruments

Back Button ENICSF2811PBKA Datasheet HTML 142Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 143Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 144Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 145Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 146Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 147Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 148Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 149Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 150Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 146 / 172 page
background image
ADC Power Up Delay
ADC Ready for Conversions
PWDNBG
PWDNREF
PWDNADC
Request for
ADC Conversion
t
d(BGR)
t
d(PWD)
TMS320F2810, TMS320F2811, TMS320F2812
TMS320C2810, TMS320C2811, TMS320C2812
SPRS174T – APRIL 2001 – REVISED MAY 2012
www.ti.com
6.30.4 ADC Power-Up Control Bit Timing
Figure 6-40. ADC Power-Up Control Bit Timing
Table 6-47. ADC Power-Up Delays(1)
MIN
TYP
MAX
UNIT
Delay time for band gap reference to be stable. Bits 7 and 6 of the ADCTRL3
td(BGR)
register (ADCBGRFDN1/0) are to be set to 1 before the ADCPWDN bit is
7
8
10
ms
enabled.
20
50
µs
Delay time for power-down control to be stable. Bit 5 of the ADCTRL3 register
td(PWD)
(ADCPWDN) is to be set to 1 before any ADC conversions are initiated.
1
ms
(1)
These delays are necessary and recommended to make the ADC analog reference circuit stable before conversions are initiated. If
conversions are started without these delays, the ADC results will show a higher gain. For power down, all three bits can be cleared at
the same time.
6.30.5 Detailed Description
6.30.5.1 Reference Voltage
The on-chip ADC has a built-in reference, which provides the reference voltages for the ADC. ADCVREFP
is set to 2.0 V and ADCVREFM is set to 1.0 V.
6.30.5.2 Analog Inputs
The on-chip ADC consists of 16 analog inputs, which are sampled either one at a time or two channels at
a time. These inputs are software-selectable.
6.30.5.3 Converter
The on-chip ADC uses a 12-bit four-stage pipeline architecture, which achieves a high sample rate with
low power consumption.
6.30.5.4 Conversion Modes
The conversion can be performed in two different conversion modes:
Sequential sampling mode (SMODE = 0)
Simultaneous sampling mode (SMODE = 1)
146
Electrical Specifications
Copyright © 2001–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com