数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ENICSF2811PBKA 数据表(PDF) 147 Page - Texas Instruments

部件名 ENICSF2811PBKA
功能描述  Digital Signal Processors
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

ENICSF2811PBKA 数据表(HTML) 147 Page - Texas Instruments

Back Button ENICSF2811PBKA Datasheet HTML 143Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 144Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 145Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 146Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 147Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 148Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 149Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 150Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 151Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 172 page
background image
Analog Input on
Channel Ax or Bx
ADC Clock
Sample and Hold
SH Pulse
SMODE Bit
t
dschx_n
t
dschx_n+1
Sample n
Sample n+1
Sample n+2
t
SH
ADC Event Trigger from EV
or Other Sources
t
d(SH)
TMS320F2810, TMS320F2811, TMS320F2812
TMS320C2810, TMS320C2811, TMS320C2812
www.ti.com
SPRS174T – APRIL 2001 – REVISED MAY 2012
6.30.6 Sequential Sampling Mode (Single-Channel) (SMODE = 0)
In sequential sampling mode, the ADC can continuously convert input signals on any of the channels (Ax
to Bx). The ADC can start conversions on event triggers from the Event Managers (EVA/EVB), software
trigger, or from an external ADCSOC signal. If the SMODE bit is 0, the ADC will do conversions on the
selected channel on every Sample/Hold pulse. The conversion time and latency of the Result register
update are explained below. The ADC interrupt flags are set a few SYSCLKOUT cycles after the Result
register update. The selected channels will be sampled at every falling edge of the Sample/Hold pulse.
The Sample/Hold pulse width can be programmed to be 1 ADC clock wide (minimum) or 16 ADC clocks
wide (maximum).
Figure 6-41. Sequential Sampling Mode (Single-Channel) Timing
Table 6-48. Sequential Sampling Mode Timing
AT 25-MHz
SAMPLE n
SAMPLE n + 1
ADC CLOCK,
REMARKS
tc(ADCCLK) = 40 ns
Delay time from event
td(SH)
2.5tc(ADCCLK)
trigger to sampling
Sample/
Acqps value = 0–15
tSH
Hold width/
(1 + Acqps) * tc(ADCCLK)
40 ns with Acqps = 0
ADCTRL1[8:11]
Acquisition width
Delay time for first
td(schx_n)
result to appear in the
4tc(ADCCLK)
160 ns
Result register
Delay time for
successive results to
td(schx_n+1)
(2 + Acqps) * tc(ADCCLK)
80 ns
appear in the Result
register
Copyright © 2001–2012, Texas Instruments Incorporated
Electrical Specifications
147
Submit Documentation Feedback
Product Folder Link(s): TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com