数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ENICSF2811PBKA 数据表(PDF) 150 Page - Texas Instruments

部件名 ENICSF2811PBKA
功能描述  Digital Signal Processors
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

ENICSF2811PBKA 数据表(HTML) 150 Page - Texas Instruments

Back Button ENICSF2811PBKA Datasheet HTML 146Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 147Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 148Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 149Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 150Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 151Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 152Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 153Page - Texas Instruments ENICSF2811PBKA Datasheet HTML 154Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 150 / 172 page
background image
TMS320F2810, TMS320F2811, TMS320F2812
TMS320C2810, TMS320C2811, TMS320C2812
SPRS174T – APRIL 2001 – REVISED MAY 2012
www.ti.com
6.31 Multichannel Buffered Serial Port (McBSP) Timing
6.31.1 McBSP Transmit and Receive Timing
Table 6-50. McBSP Timing Requirements(1)(2)
NO.
MIN
MAX
UNIT
1
kHz
McBSP module clock (CLKG, CLKX, CLKR) range
20(3)
MHz
50
ns
McBSP module cycle time (CLKG, CLKX, CLKR) range
1
ms
M11
tc(CKRX)
Cycle time, CLKR/X
CLKR/X ext
2P
ns
M12
tw(CKRX)
Pulse duration, CLKR/X high or CLKR/X low
CLKR/X ext
P – 7
ns
M13
tr(CKRX)
Rise time, CLKR/X
CLKR/X ext
7
ns
M14
tf(CKRX)
Fall time, CLKR/X
CLKR/X ext
7
ns
CLKR int
18
M15
tsu(FRH-CKRL)
Setup time, external FSR high before CLKR low
ns
CLKR ext
2
CLKR int
0
M16
th(CKRL-FRH)
Hold time, external FSR high after CLKR low
ns
CLKR ext
6
CLKR int
18
M17
tsu(DRV-CKRL)
Setup time, DR valid before CLKR low
ns
CLKR ext
2
CLKR int
0
M18
th(CKRL-DRV)
Hold time, DR valid after CLKR low
ns
CLKR ext
6
CLKX int
18
M19
tsu(FXH-CKXL)
Setup time, external FSX high before CLKX low
ns
CLKX ext
2
CLKX int
0
M20
th(CKXL-FXH)
Hold time, external FSX high after CLKX low
ns
CLKX ext
6
(1)
Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that
signal are also inverted.
(2)
2P = 1/CLKG in ns. CLKG is the output of sample rate generator mux. CLKG = CLKSRG/(1 + CLKGDV).
CLKSRG can be LSPCLK, CLKX, CLKR as source. CLKSRG
≤ (SYSCLKOUT/2). McBSP performance is limited by I/O buffer switching
speed.
(3)
Internal clock prescalers must be adjusted such that the McBSP clock (CLKG, CLKX, CLKR) speeds are not greater than the I/O buffer
speed limit (20 MHz).
150
Electrical Specifications
Copyright © 2001–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com