| 数据搜索系统,热门电子元器件搜索 |
|
STM8TL52X4 数据表(PDF) 39 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8TL52X4 数据表(HTML) 39 Page - STMicroelectronics |
|
39 / 84 page ![]() DocID022344 Rev 7 39/84 STM8TL52x4 STM8TL53x4 Interrupt vector mapping 39 22 TIM3 TIM3 capture/compare interrupt - - Yes Yes 0x00 8060 23- 24 Reserved 0x00 8064- 0x00 806B 25 TIM4 TIM4 update/overflow/ trigger interrupt - - Yes Yes 0x00 806C 26 SPI SPI TX buffer empty/ RX buffer not empty/ error/wakeup interrupt Yes Yes Yes Yes 0x00 8070 27 USART USART transmit data register empty/ transmission complete interrupt - - Yes Yes 0x00 8074 28 USART USART received data ready/overrun error/ idle line detected/parity error/global error interrupt - - Yes Yes 0x00 8078 29 I2C I2C interrupt(3) Yes Yes Yes Yes 0x00 807C 1. The Low power wait mode is entered when executing a WFE instruction in Low power run mode. In WFE mode, the interrupt is served if it has been previously enabled. After processing the interrupt, the processor goes back to WFE mode. When the interrupt is configured as a wakeup event, the CPU wakes up and resumes processing. 2. ProxSense activated before executing HALT instruction. 3. The device is woken up from Halt or Active-halt mode only when the address received matches the interface address. Table 9. Interrupt mapping (continued) IRQ No. Source block Description Wakeup from Halt mode Wakeup from Active-halt mode Wakeup from Wait (WFI mode) Wakeup from Wait (WFE mode)(1) Vector address |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |