STM8TL52X4 datasheet(46/84 Pages) STMICROELECTRONICS

46 / 84 page

Electrical parameters

STM8TL52x4 STM8TL53x4

46/84

DocID022344 Rev 7

9.3.2

Power supply

Figure 10. Power supply scheme

1. Each power supply pair must be decoupled with filtering ceramic capacitors as shown above. These

capacitors must be placed as close as possible to, or below, the appropriate pins to ensure the correct

functionality of the device.

2. The 1µF capacitor must be connected to the VDD pin.

The 1µF ceramic capacitor connected to PXS_VREG must be low ESR (

9.3.3

Power-up / power-down operating conditions

ESR 1





Table 17. Operating conditions at power-up / power-down

Symbol

Parameter

Conditions

Min.

Typ.

Max.

Unit

tVDD

VDD rise time rate

1300

µs/V

tTEMP

Reset release delay

VDD rising

VPOR

Power on reset threshold

1.44(2)

-1.65(1)

1. Tested in production.

VPDR

Power down reset threshold

1.30(2)

-1.60(2)

2. Data based on characterization results, not tested in production.

STM8TL52X4 数据表(PDF) 46 Page - STMicroelectronics

STM8TL52X4 数据表(HTML) 46 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载