STM32F769AI datasheet(178/255 Pages) STMICROELECTRONICS

178 / 255 page

Electrical characteristics

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

178/255

DocID029041 Rev 4

Figure 45. 12-bit buffered /non-buffered DAC

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly

without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the

DAC_CR register.

5.3.29

Communications interfaces

I2C interface characteristics

The I2C interface meets the timings requirements of the I2C-bus specification and user

manual rev. 03 for:

•

Standard-mode (Sm): with a bit rate up to 100 kbit/s

•

Fast-mode (Fm): with a bit rate up to 400 kbit/s.

•

Fast-mode Plus (Fm+): with a bit rate up to 1Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly

configured (refer to RM0410 reference manual) and when the I2CCLK frequency is greater

than the minimum shown in the table below:

Table 83. Minimum I2CCLK frequency in all I2C modes

Symbol

Parameter

Condition

Min

Unit

f(I2CCLK)

I2CCLK

frequency

Standard-mode

MHz

Fast-mode

Analog filter ON

DNF=0

Analog filter OFF

DNF=1

Fast-mode Plus

Analog filter ON

DNF=0

Analog filter OFF

DNF=1

STM32F769AI 数据表(PDF) 178 Page - STMicroelectronics

STM32F769AI 数据表(HTML) 178 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载