| 数据搜索系统,热门电子元器件搜索 |
|
STM32F769AI 数据表(PDF) 181 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F769AI 数据表(HTML) 181 Page - STMicroelectronics |
|
181 / 255 page ![]() DocID029041 Rev 4 181/255 STM32F765xx STM32F767xx STM32F768Ax STM32F769xx Electrical characteristics 224 Figure 46. SPI timing diagram - slave mode and CPHA = 0 tsu(MI) Data input setup time Master mode 4 9(4) -- ns tsu(SI) Slave mode 4.5 - - th(MI) Data input hold time Master mode 3 0(4) -- th(SI) Slave mode 2 - - ta(SO) Data output access time Slave mode 7 - 21 tdis(SO) Data output disable time Slave mode 5 - 12 tv(SO) Data output valid time Slave mode 2.7≤VDD≤3.6V - 6.5 10 Slave mode 1.71≤VDD≤3.6V - 6.5 13.5 tv(MO) Master mode - 2 6 th(SO) Data output hold time Slave mode 1.71≤VDD≤3.6V 4.5 - - th(MO) Master mode 0 - - 1. Guaranteed by characterization results. 2. Excepting SPI1 with SCK IO pin mapped on PA5. In this configuration, Maximum achievable frequency is 40MHz. 3. Maximum Frequency of Slave Transmitter is determined by sum of Tv(SO) and Tsu(MI) intervals which has to fit into SCK level phase preceding the SCK sampling edge.This value can be achieved when it communicates with a Master having Tsu(MI)=0 while signal Duty(SCK)=50%. 4. Only for SPI6. Table 85. SPI dynamic characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max Unit |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |