STM32F769AI datasheet(183/255 Pages) STMICROELECTRONICS

183 / 255 page

DocID029041 Rev 4

183/255

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

Electrical characteristics

224

I2S interface characteristics

Unless otherwise specified, the parameters given in Table 86 for the I2S interface are

derived from tests performed under the ambient temperature, fPCLKx frequency and VDD

supply voltage conditions summarized in Table 17, with the following configuration:

•

Output speed is set to OSPEEDRy[1:0] = 10

•

Capacitive load C = 30 pF

•

Measurement points are done at CMOS levels: 0.5VDD

Refer to Section 5.3.20: I/O port characteristics for more details on the input/output alternate

function characteristics (CK, SD, WS).

Note:

Refer to RM0410 reference manual I2S section for more details about the sampling

frequency (FS). fMCK, fCK, and DCK values reflect only the digital peripheral behavior. The

values of these parameters might be slightly impacted by the source clock precision. DCK

depends mainly on the value of ODD bit. The digital contribution leads to a minimum value

of (I2SDIV/(2*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2*I2SDIV+ODD). FS

maximum value is supported for each mode/condition.

Table 86. I2S dynamic characteristics(1)

Symbol

Parameter

Conditions

Min

Max

Unit

fMCK

I2S Main clock output

256x8K

256xFs(2)

MHz

fCK

I2S clock frequency

Master data

64xFs

MHz

Slave data

64xFs

DCK

I2S clock frequency duty cycle Slave receiver

tv(WS)

WS valid time

Master mode

th(WS)

WS hold time

Master mode

tsu(WS)

WS setup time

Slave mode

th(WS)

WS hold time

Slave mode

tsu(SD_MR)

Data input setup time

Master receiver

2.5

tsu(SD_SR)

Slave receiver

2.5

th(SD_MR)

Data input hold time

Master receiver

3.5

th(SD_SR)

Slave receiver

tv(SD_ST)

Data output valid time

Slave transmitter (after enable edge)

tv(SD_MT)

Master transmitter (after enable edge)

th(SD_ST)

Data output hold time

Slave transmitter (after enable edge)

th(SD_MT)

Master transmitter (after enable edge)

1. Guaranteed by characterization results.

2. The maximum value of 256xFs is 49.152 MHz (APB1 maximum frequency).

STM32F769AI 数据表(PDF) 183 Page - STMicroelectronics

STM32F769AI 数据表(HTML) 183 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载