| 数据搜索系统,热门电子元器件搜索 |
|
STM32F769AI 数据表(PDF) 187 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F769AI 数据表(HTML) 187 Page - STMicroelectronics |
|
187 / 255 page ![]() DocID029041 Rev 4 187/255 STM32F765xx STM32F767xx STM32F768Ax STM32F769xx Electrical characteristics 224 Figure 52. SWD timing diagram SAI characteristics: Unless otherwise specified, the parameters given in Table 89 for SAI are derived from tests performed under the ambient temperature, fPCLKx frequency and VDD supply voltage conditions summarized in Table 17, with the following configuration: • Output speed is set to OSPEEDRy[1:0] = 10 • Capacitive load C=30 pF • Measurement points are performed at CMOS levels: 0.5VDD Refer to Section 5.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (SCK,SD,WS). Table 89. SAI characteristics(1) Symbol Parameter Conditions Min Max Unit fMCK SAI Main clock output - 256 x 8K 256xFs MHz FCK SAI clock frequency(2) Master data: 32 bits - 128xFs(3) MHz Slave data: 32 bits - 128xFs tv(FS) FS valid time Master mode 2.7≤VDD≤3.6V -15 ns Master mode 1.71≤VDD≤3.6V -20 tsu(FS) FS setup time Slave mode 7 - th(FS) FS hold time Master mode 1 - Slave mode 1 - tsu(SD_A_MR) Data input setup time Master receiver 3 - tsu(SD_B_SR) Slave receiver 3.5 - th(SD_A_MR) Data input hold time Master receiver 5 - th(SD_B_SR) Slave receiver 1 - |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |