数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST6380 数据表(PDF) 24 Page - STMicroelectronics

部件名 ST6380
功能描述  8-BIT MCUs WITH ON-SCREEN-DISPLAY FOR TV TUNING
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST6380 数据表(HTML) 24 Page - STMicroelectronics

Back Button ST6380 Datasheet HTML 20Page - STMicroelectronics ST6380 Datasheet HTML 21Page - STMicroelectronics ST6380 Datasheet HTML 22Page - STMicroelectronics ST6380 Datasheet HTML 23Page - STMicroelectronics ST6380 Datasheet HTML 24Page - STMicroelectronics ST6380 Datasheet HTML 25Page - STMicroelectronics ST6380 Datasheet HTML 26Page - STMicroelectronics ST6380 Datasheet HTML 27Page - STMicroelectronics ST6380 Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 82 page
background image
24/82
ST6380, ST6381, ST6382, ST6383, ST6388, ST6389
3.5 INTERRUPT
The ST638x Core can manage 4 different maska-
ble interrupt sources, plus one non-maskable in-
terrupt source (top priority level interrupt). Each
source is associated with a particular interrupt vec-
tor that contains a Jump instruction to the related
interrupt service routine. Each vector is located in
the Program Space at a particular address (see
Table 7). When a source provides an interrupt re-
quest, and the request processing is also enabled
by the ST638x Core, then the PC register is load-
ed with the address of the interrupt vector (i.e. of
the Jump instruction). Finally, the PC is loaded
with the address of the Jump instruction and the
interrupt routine is processed.
The relationship between vector and source and
the associated priority is hardware fixed for the dif-
ferent ST638x devices. For some interrupt sourc-
es it is also possible to select by software the kind
of event that will generate the interrupt.
All interrupts can be disabled by writing to the GEN
bit (global interrupt enable) of the interrupt option
register (address C8h). After a reset, ST638x is in
non maskable interrupt mode, so no interrupts will
be accepted and NMI flags will be used, until a
RETI instruction is executed. If an interrupt is exe-
cuted, one special cycle is made by the core, dur-
ing that the PC is set to the related interrupt vector
address. A jump instruction at this address has to
redirect program execution to the beginning of the
related interrupt routine. The interrupt detecting
cycle, also resets the related interrupt flag (not
available to the user), so that another interrupt can
be stored for this current vector, while its driver is
under execution.
If additional interrupts arrive from the same
source, they will be lost. NMI can interrupt other in-
terrupt routines at any time, while other interrupts
cannot interrupt each other. If more than one inter-
rupt is waiting for service, they are executed ac-
cording to their priority. The lower the number, the
higher the priority. Priority is, therefore, fixed. In-
terrupts are checked during the last cycle of an in-
struction (RETI included). Level sensitive inter-
rupts have to be valid during this period.
3.5.1 Interrupt Vectors/Sources
The ST638x Core includes 5 different interrupt
vectors in order to branch to 5 different interrupt
routines. The interrupt vectors are located in the
fixed (or static) page of the Program Space.
The interrupt vector associated with the non-
maskable interrupt source is named interrupt vec-
tor #0. It is located at the (FFCh,FFDh) addresses
in the Program Space. This vector is associated
with the PC6/IRIN pin.
The interrupt vectors located at addresses (FF6h,
FF7h), (FF4h, FF5h), (FF2h, FF3h), (FF0h, FF1h)
are named interrupt vectors #1, #2, #3 and #4 re-
spectively. These vectors are associated with TIM-
ER
2
(#1),
VSYNC
(#2),
TIMER
1
(#3),
PC4(PWRIN) (#4) and ADC (#4).
Table 7. Interrupt Vectors/Sources
Relationships
Note 1. This pin is associated with the NMI Inter-
rupt Vector
3.5.2 Interrupt Priority
The non-maskable interrupt request has the high-
est priority and can interrupt any other interrupt
routines at any time, nevertheless the other inter-
rupts cannot interrupt each other. If more than one
interrupt request is pending, they are processed
by the ST638x Core according to their priority lev-
el: vector #1 has the higher priority while vector #4
the lower. The priority of each interrupt source is
hardware fixed.
Interrupt Source
Associated
Vector
Vector
Address
PC6/IRIN Pin
1
Interrupt
Vector # 0 (NMI)
0FFCh-0FFDh
Timer 2
Interrupt
Vector # 1
0FF6h-0FF7h
Vsync
Interrupt
Vector #2
0FF4h-0FF5h
Timer 1
Interrupt
Vector #3
0FF2h-0FF3h
PC4/PWRIN, ADC
Interrupt
Vector #4
0FF0h-0FF1h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com