数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST6380 数据表(PDF) 25 Page - STMicroelectronics

部件名 ST6380
功能描述  8-BIT MCUs WITH ON-SCREEN-DISPLAY FOR TV TUNING
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST6380 数据表(HTML) 25 Page - STMicroelectronics

Back Button ST6380 Datasheet HTML 21Page - STMicroelectronics ST6380 Datasheet HTML 22Page - STMicroelectronics ST6380 Datasheet HTML 23Page - STMicroelectronics ST6380 Datasheet HTML 24Page - STMicroelectronics ST6380 Datasheet HTML 25Page - STMicroelectronics ST6380 Datasheet HTML 26Page - STMicroelectronics ST6380 Datasheet HTML 27Page - STMicroelectronics ST6380 Datasheet HTML 28Page - STMicroelectronics ST6380 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 82 page
background image
25/82
ST6380, ST6381, ST6382, ST6383, ST6388, ST6389
INTERRUPTS (Cont’d)
3.5.3 Interrupt Option Register
Interrupt Option Register (IOR)
Address: (C8h) - Write only
Reset Value: X000XXXXb
The Interrupt Option Register (IOR register, loca-
tion C8h) is used to enable/disable the individual in-
terrupt sources and to select the operating mode of
the external interrupt inputs. This register can be ad-
dressed in the Data Space as RAM location at the
C8h address, nevertheless it is a write-only register
that can not be accessed with single-bit operations.
The operating modes of the external interrupt inputs
associated to interrupt vectors #1 and #2 are se-
lected through bits 5 and 6 of the IOR register.
Caution:
This register contains at least one write
only bit. Single bit instructions (SET, RES, INC
and DEC) should not be used.
D7. Not used.
EL1. This is the Edge/Level selection bit of inter-
rupt #1. When set to one, the interrupt is generat-
ed on low level of the related signal; when cleared
to zero, the interrupt is generated on falling edge.
The bit is cleared to zero after reset.
ES2. This is the edge selection bit on interrupt #2.
This bit is used on the ST638x devices with on-
chip OSD generator for VSYNC detection. When
this bit is se to one, the interrupt #2 is positive
edge sensitive, when cleared to zero the negative
edge sensitive interrupt is selected.
GEN. This is the global enable bit. When set to
one all interrupts are globally enabled; when this
bit is cleared to zero all interrupts are disabled (ex-
cluding NMI).
D3 - D0. These bits are not used.
3.5.4 Interrupt Procedure
The interrupt procedure is very similar to a call pro-
cedure; the user can consider the interrupt as an
asynchronous call procedure. As this is an asyn-
chronous event the user does not know about the
context and the time at which it occurred. As a result
the user should save all the data space registers
which will be used inside the interrupt routines.
There are separate sets of processor flags for nor-
mal, interrupt and non-maskable interrupt modes
which are automatically switched and so these do
not need to be saved.
The following list summarizes the interrupt proce-
dure (refer also to Figure 19*)
– Interrupt detection
– The flags C and Z of the main routine are ex-
changed with the flags C and Z of the interrupt
routine (resp. the NMI flags)
– The value of the PC is stored in the first level of
the stack - The normal interrupt lines are inhibit-
ed (NMI still active)
– The edge flip-flop is reset
– The related interrupt vector is loaded in the PC.
– User selected registers are saved inside the in-
terrupt service routine (normally on a software
stack)
– The source of the interrupt is found by polling (if
more than one source is associated to the same
vector)
– Interrupt servicing
– Return from interrupt (RETI)
– Automatically the ST638x core switches back to
the normal flags (resp the interrupt flags) and
pops the previous PC value from the stack
Figure 19. Interrupt Processing Flow-Chart
70
-
EL1
ES2
GEN
--
--
INSTRUCTION
FETCH
INSTRUCTION
EXECUTE
INSTRUCTION
WAS
THE INSTRUCTION
A RETI
?
?
CLEAR
INTERRUPT MASK
SELECT
PROGRAM FLAGS
“POP”
THE STACKED PC
?
CHECK IF THERE IS
AN INTERRUPT REQUEST
AND INTERRUPT MASK
SELECT
INTERNAL MODE FLAG
PUSH THE
PC INTO THE STACK
LOAD PC FROM
INTERRUPT VECTOR
(FFC/FFD)
SET
INTERRUPT MASK
NO
NO
YES
IS THE CORE
ALREADY IN
NORMAL MODE?
VA000014
YES
NO
YES



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com