| 数据搜索系统,热门电子元器件搜索 |
|
TNETX3150 数据表(PDF) 47 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETX3150 数据表(HTML) 47 Page - Texas Instruments |
|
47 / 78 page ![]() TNETX15AE ADDRESS-LOOKUP DEVICE SPWS041A – AUGUST 1997 – REVISED OCTOBER 1997 47 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 PRINCIPLES OF OPERATION DIO read cycle The read-cycle waveforms are shown in Figure 15 and described in the following: D The TNETX15AE host register address SAD1–SAD0 is asserted while SRNW is held high. D After a setup time, ESCS goes low, initiating the read cycle. D After a delay time, with ESCS low, SDATA7–SDATA0 is released from the high-impedance (Z) state. SDATA7–SDATA0 is driven with valid data and SRDY goes low. The host can access the data. D ESCS goes high (by the host) to signal completion of the cycle, causing SRDY to deassert. SRDY goes high for one clock cycle before going into the Z state. SDATA7–SDATA0 also goes to the Z state. ESCS Host Address SRNW SAD1–SAD0 SDATA7–SDATA0 Data SRDY Z Z Figure 15. DIO Read-Cycle Waveforms host (access) register space The TNETX15AE registers, SRAM (internal and external), and EEPROM are indirectly accessed through the access registers. The access registers are written/read to/through the DIO interface. There are four byte-wide access registers. They are individually selected through the SAD bus, as shown in Table 7, and the registers are read/written through the SDATA bus. Table 7. DIO Access Register Code SAD1 SAD0 ACCESS REGISTERS 0 0 DIO address low 0 1 DIO address high 1 0 DIO data 1 1 DIO data auto-increment Two bytes, DIO address low and DIO address high, are used as a pointer to the address (DIOADR) of the internal register being selected. DIO address high is the most-significant byte of DIOADR and DIO address low is the least-significant byte. The DIO address register is byte writeable. The user does not have to write to both DIO address locations for each access to the internal registers. Up to 216 possible internal locations can be accessed through the DIO address registers. Some of these first-level indirect registers are themselves address registers (RAMaddr) for second-level indirect access to even bigger address spaces. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |