L9679P datasheet(182/272 Pages) STMICROELECTRONICS

182 / 272 page

Watchdog timers

L9679P

182/272

DocID029275 Rev 1

10.1.2

Watchdog timer operation

While in the WD1_INITIAL state, watchdog service must begin or a SPI command with

WD1_TO_DIS=1 must be received within the first 500 ms. If the WD1 Timeout Disable bit is

set, the device can stay in the WD1_INITIAL state indefinitely without watchdog service.

To refresh WD1, the logic must receive a Watchdog Timer Register (WD1T) SPI command

containing the expected key value within the WD1 time window (WDTMIN+WDTDELTA). If

it is received too early, too late the WD1_ERROR signal will be asserted. The WD1_ERROR

will not be asserted in case a SPI command containing the Watchdog Timer Register

(WD1T) with an incorrect key value is received at any time relative to the window. This

allows the system software to repeatedly transmit the key value until it needs to change to

the correct key value. Upon reception of the correct key within the window, the logic will

reset the watchdog timer to create a new window.

The timer is cleared upon writing code 'A' and code 'B' (either in 'A' - 'B' or 'B' - 'A'

sequences) to the WD1CTL [1:0] bits, in the WD1T register. The watchdog timer value can

be read via the WD1T register.

Figure 45. Watchdog timer refresh diagram

L9679P 数据表(PDF) 182 Page - STMicroelectronics