| 数据搜索系统,热门电子元器件搜索 |
|
ATPL230A 数据表(PDF) 103 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATPL230A 数据表(HTML) 103 Page - ATMEL Corporation |
|
103 / 122 page ![]() 103 ATPL230A [DATASHEET] Atmel-43053J-ATPL230A-Datasheet_22-Sep-16 9.3.8 Other Registers 9.3.8.1 System Configuration Register Name: SYS_CONFIG Address: 0xFE2C Access: Read/Write Reset: 0x04 • CONV_PD: Converter Power Down Microcontroller can activate internal converter power down mode by setting this bit. When internal converter is in power down mode, the system is unable to receive. This bit is high-level active. • PHY_RST: Physical Layer Reset This bit resets the Physical layer. To perform a Physical layer reset cycle, microcontroller must set this bit to ‘1’ and then must clear it to ‘0’. 76543210 --- - CONV_PD - - PHY_RST |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |