| 数据搜索系统,热门电子元器件搜索 |
|
AC104X-DS00-R 数据表(PDF) 34 Page - Broadcom Corporation. |
|
|
|||||||||||||||||||||||||||||
AC104X-DS00-R 数据表(HTML) 34 Page - Broadcom Corporation. |
|
34 / 50 page ![]() ■ AC104X Preliminary Data Sheet 12/11/01 B roa dcom Co rpo rat ion Page 26 Section 3: Register Descriptions Document AC104X-DS00-405-R Table 27: Register 23: Operation Mode Bit Name Description Mode Default 23.[15:14] Reserved RW 0 23.13 Clk_rclk_save 1 = Set rclk save mode. Rclk will be shut off after 64 cycles of each packet. RW 0 23.12 Reserved RW 0 23.11 Scramble disable 1 = Disable scrambler. RW Reset by the SCRAM_EN pin. 23.10 Serial_bt_enable 1 = Enable serial bt mode. RW 0 23.9 Pcsbp 1 = Enable PCS bypass mode. RW 0 23.8 Age timer en 1 = Enable age timer in adaptation. 0 = Disable age timer in adaptation. RW 0 23.7 Auto MDIX disable 1 = Disable auto MDIX feature. RW Reset by the AUTO_M_DIX_DIS pin. 23.6 MDIX mode 0 = MDI mode. 1 = Enable MDIX mode. When auto-mdix feature is enabled, this is a sta- tus bit, and is read only. When auto-mdix is disabled, this bit controls the mdi, mdix selection. RW 0 23.5 Reserved RO 0 23.[4:0] Dlock drop counter D lock drop counter RO XXXXX Table 28: Register 24: CRC for Recent Received Packet Bit Name Description Mode Default 24.[15:0] CRC16 CRC16 value displayed. For system level test purpose. RC 0000H |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |