数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AC104X-DS00-R 数据表(PDF) 21 Page - Broadcom Corporation.

部件名 AC104X-DS00-R
功能描述  2.5V 4-Port 10/100-TX Ethernet Transceiver
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  BOARDCOM [Broadcom Corporation.]
网页  http://www.broadcom.com
标志 BOARDCOM - Broadcom Corporation.

AC104X-DS00-R 数据表(HTML) 21 Page - Broadcom Corporation.

Back Button AC104X-DS00-R Datasheet HTML 17Page - Broadcom Corporation. AC104X-DS00-R Datasheet HTML 18Page - Broadcom Corporation. AC104X-DS00-R Datasheet HTML 19Page - Broadcom Corporation. AC104X-DS00-R Datasheet HTML 20Page - Broadcom Corporation. AC104X-DS00-R Datasheet HTML 21Page - Broadcom Corporation. AC104X-DS00-R Datasheet HTML 22Page - Broadcom Corporation. AC104X-DS00-R Datasheet HTML 23Page - Broadcom Corporation. AC104X-DS00-R Datasheet HTML 24Page - Broadcom Corporation. AC104X-DS00-R Datasheet HTML 25Page - Broadcom Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 50 page
background image
Preliminary Data Sheet
AC104X
12/11/01
B roa dcom Co rpo rat ion
Document
AC104X-DS00-405-R
Section 2: Pin Description
Page 13
Table 5:
PHY Address Pins
Pin Name
Pin #
Type
Description
PHYAD_ST
47
I/O,D
This pin sets the two least significant digits of the PHY address for all four ports ac-
cording to the two options below:
1 at reset = A-XXX00, B-XXX01, C-XXX10, D-XXX11
0 at reset = A-XXX01, B-XXX10, C-XXX11, D-XXX00
PHYAD [4]
PHYAD [3]
PHYAD [2]
88
89
90
I/O
I/O
I/O
PHY Address [4:2]. These pins set the three most significant digits for the PHY ad-
dress. PHYAD [4] sets the most significant digit. PHYAD [1:0] are internally set ac-
cording to the status of PHYAD_ST. The PHYAD determines the scramble seed,
and helps to reduce EMI when there are multiple ports switching at the same time.
Table 6:
Mode Pins
Pin Name
Pin #
Type
Description
AUTO_MDIX_DIS
57
I/O
Auto-MDIX Disable. Pulled up upon reset will turn off the Auto-MDIX future.
DPLX
41
I/O
Full-Duplex Mode. The default value of the control bit (Reg.0.8) is dependent on
this pin when the ANEGA pin is pulled-low/asserted-low. When asserted high, the
PHY operates in full-duplex mode as the default mode.
FORCE100
43
I/O
FORCE100: Force 100BASE-TX Operation. When this signal is pulled high and
ANEGA is low upon reset, all ports are forced to 100BASE-TX operation. When
asserted low and ANEGA is low, all ports are forced to 10BASE-T operation.
When ANEGA is high, FORCE100 has no effect on operation.
SCRAM_EN
38
I/O
Scrambler Enable. Pulled high under normal circumstances to enable scrambler
and de-scrambler. If pulled low upon reset, scrambling functions will be disabled.
ANEGA
39
I/O
Auto-Negotiation Ability. Asserted high means auto-negotiation enable while low
means manual selection through DPLX, FORCE100.
BURN_IN*
40
I/O
Burn-In mode. Burn-in mode for reliability assurance control. This is reserved for
factory testing only.
COL_LED_EN
91
I/O
If pulled high with 10k
, LEDDPX pins will toggle whenever there is a Collision
detected in half-duplex. (Should be pulled-high!) If pulled low, LEDDPX pins will
not toggle.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com