| 数据搜索系统,热门电子元器件搜索 |
|
DAC5686IPZP 数据表(PDF) 7 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DAC5686IPZP 数据表(HTML) 7 Page - Texas Instruments |
|
7 / 46 page ![]() www.ti.com DAC5686 SLWS147B – APRIL 2003 – REVISED AUGUST 2004 ELECTRICAL CHARACTERISTICS (DC SPECIFICATIONS) (continued) over operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 3.3 V, IOVDD = 3.3 V, DVDD = 1.8 V, IOUT FS = 20 mA (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Analog Output Coarse gain linearity (INL) LSB = 1/10th of full scale ±0.016 LSB Fine gain linearity (INL) ±3 LSB Offset error Mid-code offset 0.003 %FSR Without internal reference 0.7 Gain error %FSR With internal reference 0.7 Gain mismatch With internal reference, dual DAC, –2 2 %FSR SSB mode Full-scale output current(3) 2 20 mA Output compliance range(4) IOUTFS = 20 mA AVDD – 0.5 AVDD + 0.5 V Output resistance 300 k Ω Output capacitance 5 pF Reference Output Reference voltage 1.14 1.2 1.26 V Reference output current(5) 100 nA Reference Input VEXTIO Input voltage range 0.1 1.25 V Input resistance 1 M Ω Small-signal bandwidth 2.5 kHz Input capacitance 100 pF Temperature Coefficients ppm of Offset drift ±3 FSR/ °C Without internal reference ±15 ppm of Gain drift FSR/ °C With internal reference ±40 Reference voltage drift ±25 ppm/ °C Power Supply AVDD Analog supply voltage 3 3.3 3.6 V DVDD Digital supply voltage 1.65 1.8 1.95 V CLKVDD Clock supply voltage 3 3.3 3.6 V IOVDD I/O supply voltage 1.65 3.6 V PLLVDD PLL supply voltage 3 3.3 3.6 V Single (quad) DAC mode; including output current through 30 load resistor, mode 7 IAVDD Analog supply current mA Dual DAC mode; including output current through load resistor, 55 mode 11 IDVDD Digital supply current 242 mA ICLKVDD Clock supply current 10 mA fDATA = 125 MSPS, SSB mode, Fupdate = 500 MSPS, 40-MHz IF IPLLVDD PLL supply current 28 mA IIOVDD IO supply current < 3 mA (3) Nominal full-scale current, IOUTFS , equals 16× the IBIAS current. (4) The upper limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5686 device. The lower limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity. (5) Use an external buffer amplifier with high-impedance input to drive any external load. 7 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |