| 数据搜索系统,热门电子元器件搜索 |
|
DAC5686IPZP 数据表(PDF) 26 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DAC5686IPZP 数据表(HTML) 26 Page - Texas Instruments |
|
26 / 46 page ![]() www.ti.com Dual-Bus Mode IOUTB1 IOUTB2 IOUTA1 IOUTA2 16-Bit DAC DA[15:0] DB[15:0] 2Fdata 2 – 16 y Fdata Fdata y2 16-Bit DAC 2Fdata y2 FIR1 Edge Triggered Input Latches • •• • •• DEMUX CLK1 DA[15:0] DB[15:0] ts(DATA) th(DATA) A0 A1 A2 AN AN+1 A3 B0 B1 B2 BN BN+1 B3 CLK2 DA[15:0] DB[15:0] ts(DATA) th(DATA) A0 A1 A2 AN AN+1 A3 B0 B1 B2 BN BN+1 B3 PLLLOCK td(PLLLOCK) DAC5686 SLWS147B – APRIL 2003 – REVISED AUGUST 2004 In dual-bus mode, two separate parallel data streams (I and Q) are input to the DAC5686 on data bus DA and data bus DB. Dual-bus mode is selected by setting INTERL to 0 in the config_msb register. Figure 28 shows the DAC5686 data path in dual-bus mode. The dual-bus mode timing diagram is shown in Figure 29 for the PLL clock mode and in Figure 30 for the external clock mode. Figure 28. Dual-Bus Mode Data Path Figure 29. Dual-Bus Mode Timing Diagram (PLL Mode) Figure 30. Dual-Bus Mode Timing Diagram (External Clock Mode) 26 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |