MAS6505 datasheet(33/44 Pages) MAS

33 / 44 page

DA6505.005

11 June 2018

33 (44)

4-WIRE OR 3-WIRESERIAL DATA INTERFACE (SPI BUS)

Figure 9 illustrates 4-wire (WIRE=0) SPI bus read

access communication. The SDO line is at high

impedance state (HZ) until it outputs the MSB data

bit (DO7) at falling edge of the eight SCK clock pulse.

The auto increment function can be utilized also in

read access. If there are more than one data byte

read the additional data bytes are delivered from

following incremented register addresses.

Returning CSB high ends the SPI communication

and sets the SDO pin to high impedance state (HZ).

Figure 9. SPI 4-Wire (WIRE=0) Protocol

– Read Access (register address MSB bit A7=1)

Figure 10 illustrates 3-wire (WIRE=1) SPI bus read

access communication. The SDI input line turns into

output after falling edge of the eight SCK clock pulse.

The first read data bit is the MSB bit and the last LSB

bit is send to SDI line at the falling edge of the 15th

SCK clock pulse. Master reads the data bits at the

rising edges of the SCK clock pulses.

The auto increment function can be utilized also in

read access and if there are more than one data byte

read the additional data bytes are delivered from

following register addresses.

In 3-wire SPI bus write access communication the

MAS6505 keeps the SDO line in high impedance

state (HZ) during the whole communication.

Figure 10. SPI 3-Wire (WIRE=1) Protocol

– Read Access (register address MSB bit A7=1)

CSB

SCK

SDI

A7=1(R)

SDO

DO7

DO6

DO5

DO4

DO3

DO2

DO1

DO0

CSB

SCK

SDI

A7(RW)

DO7

DO6

DO5

DO4

DO3

DO2

DO1

DO0

MAS6505 数据表(PDF) 33 Page - Micro Analog systems

MAS6505 数据表(HTML) 33 Page - Micro Analog systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载