| 数据搜索系统,热门电子元器件搜索 |
|
ADMV4420ACPZ-R2 数据表(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADMV4420ACPZ-R2 数据表(HTML) 1 Page - Analog Devices |
|
1 / 61 page ![]() K Band Downconverter with Integrated Fractional-N PLL and VCO Data Sheet ADMV4420 Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2018–2019 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com FEATURES RF front end with integrated RF balun and LNA Double balanced, active mixer with high dynamic range IF amplifier Fractional-N synthesizer with low phase noise, multicore VCO 5 V supply operation with integrated LDO regulators Output P1dB: 7 dBm Output IP3: 16 dBm Conversion gain: 36 dB Noise figure: 7 dB RF input frequency range: 16.95 GHz to 22.05 GHz Internal LO frequency range: 16.35 GHz to 21.15 GHz IF frequency range: 900 MHz to 2500 MHz Single-ended 50 Ω input impedance and 75 Ω IF output impedance Programmable via 4-wire SPI 32-lead, 5 mm × 5 mm LFCSP APPLICATIONS Satellite communication Point to point microwave communication GENERAL DESCRIPTION The ADMV4420 is a highly integrated, double balanced, active mixer with an integrated fractional-N synthesizer, ideally suited for next generation K band satellite communications. The RF front end consists of an integrated RF balun and low noise amplifier (LNA) for an optimal, 7 dB, single-sideband noise figure while minimizing external components. Additionally, the high dynamic range IF output amplifier provides a nominal conversion gain of 36 dB. An integrated low phase noise, fractional-N, phase-locked loop (PLL) with a multicore voltage controlled oscillator (VCO) and internal 2× multiplier generate the necessary on-chip LO signal for the double balanced mixer, eliminating the need for external frequency synthesis. The multicore VCO uses an internal autocalibration routine that allows the PLL to select the necessary settings and lock in approximately 400 µs. The reference input to the PLL employs a differentially excited 50 MHz crystal oscillator. Alternatively, the reference input can be driven by an external, singled-ended, 50 MHz source. The phase frequency detector (PFD) comparison frequency of the PLL operates up to 50 MHz. The ADMV4420 is fabricated on a silicon germanium (SiGe), bipolar complementary metal-oxide semiconductor (BiCMOS) process, and is available in a 32-lead, RoHS compliant, 5 mm × 5 mm LFCSP package with an exposed pad. The device is specified over the −40°C to +85°C temperature range on a 5 V power supply. |
类似零件编号 - ADMV4420ACPZ-R2 |
|
类似说明 - ADMV4420ACPZ-R2 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |