ADE7763ARS datasheet(4/56 Pages) AD

4 / 56 page

ADE7763

Rev. A | Page 4 of 56

Parameter

Spec

Unit

Test Conditions/Comments

WAVEFORM SAMPLING

Sampling CLKIN/128, 3.579545 MHz/128 = 27.9 kSPS

Channel 1

See the Channel 1 Sampling section

Signal-to-Noise Plus Distortion

dB typ

150 mV rms/60 Hz, range = 0.5 V, gain = 2

Bandwidth (–3 dB)

kHz

CLKIN = 3.579545 MHz

Channel 2

See the Channel 2 Sampling section

Signal-to-Noise Plus Distortion

dB typ

150 mV rms/60 Hz, gain = 2

Bandwidth (–3 dB)

140

CLKIN = 3.579545 MHz

REFERENCE INPUT

REFIN/OUT Input Voltage Range

2.6

V max

2.4 V + 8%

2.2

V min

2.4 V – 8%

Input Capacitance

pF max

ON-CHIP REFERENCE

Nominal 2.4 V at REFIN/OUT pin

Reference Error

±200

mV max

Current Source

µA max

Output Impedance

3.4

kΩ min

Temperature Coefficient

ppm/°C typ

CLKIN

All specifications CLKIN of 3.579545 MHz

Input Clock Frequency

MHz max

MHz min

LOGIC INPUTS

RESET, DIN, SCLK, CLKIN, and CS

Input High Voltage, VINH

2.4

V min

DVDD = 5 V ± 10%

Input Low Voltage, VINL

0.8

V max

DVDD = 5 V ± 10%

Input Current, IIN

±3

µA max

Typically 10 nA, VIN = 0 V to DVDD

Input Capacitance, CIN

pF max

LOGIC OUTPUTS

SAG and IRQ

Open-drain outputs, 10 kΩ pull-up resistor

Output High Voltage, VOH

V min

ISOURCE = 5 mA

Output Low Voltage, VOL

0.4

V max

ISINK = 0.8 mA

ZX and DOUT

Output High Voltage, VOH

V min

ISOURCE = 5 mA

Output Low Voltage, VOL

0.4

V max

ISINK = 0.8 mA

Output High Voltage, VOH

V min

ISOURCE = 5 mA

Output Low Voltage, VOL

V max

ISINK = 7 mA

POWER SUPPLY

For specified performance

AVDD

4.75

V min

5 V – 5%

5.25

V max

5 V + 5%

DVDD

4.75

V min

5 V – 5%

5.25

V max

5 V + 5%

AIDD

mA max

Typically 2.0 mA

DIDD

mA max

Typically 3.0 mA

__________________________________________________________

1 See the Terminology section for explanation of specifications.

2 See the plots in the Typical Performance Characteristics section.

3 See the Analog Inputs section.

+2.1V

1.6mA

IOH

IOl

200

µA

50pF

OUTPUT

Figure 2. Load Circuit for Timing Specifications

ADE7763ARS 数据表(PDF) 4 Page - Analog Devices

ADE7763ARS 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载

链接网址

ADE7763ARS 数据表(PDF) 4 Page - Analog Devices

ADE7763ARS 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表 下载

链接网址

数据表下载