ADE7763ARS datasheet(21/56 Pages) AD

21 / 56 page

ADE7763

Rev. A | Page 21 of 56

×1, ×2, ×4,

×8, ×16

ANALOG

INPUT

RANGE

DIGITAL

INTEGRATOR*

HPF

ADC 1

REFERENCE

2.42V, 1.21V, 0.6V

0.5V, 0.25V,

0.125V, 62.5mV,

31.3mV, 15.6mV,

CHANNEL 1

(CURRENT WAVEFORM)

DATA RANGE

ACTIVE AND REACTIVE

POWER CALCULATION

WAVEFORM SAMPLE

CURRENT RMS (IRMS)

CALCULATION

50Hz

V1P

V1N

PGA1

{GAIN[4:3]}

{GAIN[2:0]}

*WHEN DIGITAL INTEGRATOR IS ENABLED, FULL-SCALE OUTPUT DATA IS ATTENUATED

DEPENDING ON THE SIGNAL FREQUENCY BECAUSE THE INTEGRATOR HAS A –20dB/DECADE

FREQUENCY RESPONSE. WHEN DISABLED, THE OUTPUT IS NOT ATTENUATED FURTHER.

ADC OUTPUT

WORD RANGE

0xD 7AE4

0x0 0000

0x28 51EC

0xD 7AE4

0x00 0000

0x28 51EC

CHANNEL 1

(CURRENT WAVEFORM)

DATA RANGE AFTER

INTEGRATOR (50Hz)

0xEI 08C4

0x00 0000

0x1E F73C

60Hz

CHANNEL 1

(CURRENT WAVEFORM)

DATA RANGE AFTER

INTEGRATOR (60Hz)

0xE6 31F8

0x00 0000

0x19 CE08

Figure 43. ADC and Signal Processing in Channel 1

Channel 1 Sampling

The waveform samples may be routed to the waveform register

(MODE[14:13] = 1, 0) for the system master (MCU) to read. In

waveform sampling mode, set the WSMP bit (Bit 3) in the

interrupt enable register to Logic 1. The active and apparent

power as well as the energy calculation remain uninterrupted

during waveform sampling.

In waveform sampling mode, choose one of four output sample

rates using Bits 11 and 12 of the mode register (WAVSEL 1, 0).

The output sample rate can be 27.9 kSPS, 14 kSPS, 7 kSPS, or

3.5 kSPS—see the Mode Register (0X09) section. The interrupt

request output, IRQ, signals a new sample availability by going

active low. The timing is shown in Figure 44. The 24-bit wave-

form samples are transferred from the ADE7763 one byte (eight

bits) at a time, with the most significant byte shifted out first.

The 24-bit data-word is right justified—see the Serial Interface

section. The interrupt request output IRQ stays low until the

interrupt routine reads the reset status register—see the

Interrupts section.

CHANNEL 1 DATA

(24 BITS)

READ FROM WAVEFORM

SIGN

IRQ

SCLK

DIN

DOUT

0 0 01 HEX

Figure 44. Waveform Sampling Channel 1

Channel 1 RMS Calculation

The root mean square (rms) value of a continuous signal V(t) is

defined as

VRMS =

∫

)

(

(2)

For time sampling signals, the rms calculation involves squaring

the signal, taking the average, and obtaining the square root:

VRMS =

∑

)

(

(3)

The ADE7763 simultaneously calculates the rms values for

Channel 1 and Channel 2 in different registers. Figure 45 shows

the detail of the signal processing chain for the rms calculation

on Channel 1. The Channel 1 rms value is processed from the

samples used in the Channel 1 waveform sampling mode. The

Channel 1 rms value is stored in an unsigned, 24-bit register

(IRMS). One LSB of the Channel 1 rms register is equivalent to

1 LSB of a Channel 1 waveform sample. The update rate of the

Channel 1 rms measurement is CLKIN/4.

ADE7763ARS 数据表(PDF) 21 Page - Analog Devices

ADE7763ARS 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载

链接网址

ADE7763ARS 数据表(PDF) 21 Page - Analog Devices

ADE7763ARS 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表 下载

链接网址

数据表下载