ADE7763ARS datasheet(52/56 Pages) AD

52 / 56 page

ADE7763

Rev. A | Page 52 of 56

EGI

RUP

STER (0

The status register is used by the MCU to

source of a

upt requ

INTERRU

RESET IN

T STATUS

ERRUPT S

EGISTER

TUS R

x0B),

STER (0x0C)

INTER

T ENABLE EGI

x0A)

determine the

n interr

est (IRQ). When an interrupt event occurs, the

corresponding flag in the interrupt status

gister is set to logic hig

f the enable bi

g is Logic 1 in the interrupt enable register,

the IRQ

h. I

t for this fla

logic output will go active low. W

the MCU services th

terrupt, it mu

read from the interrupt status

upt.

able 12.

Bit

Location

Interrupt

Flag

Description

hen

e in

st first carry out a

err

AEHF

Indicates that an interrupt occurred because the active energy register, AENERGY, is more than half full.

SAG

Indicates that an interrupt was caused by a sag on the line voltage.

CYCEND

Indicates the end of energy accumulation over an integral number of half line cycles, as defined by the content

of the LINECYC register—see the Line Cycle Energy Accumulation Mode section.

WSMP

Indicates that new data is present in the waveform register.

This status bit reflects the status of the ZX logic ouput—see the Zero-Crossing Detection section.

TEMP

Indicates that a temperature conversion result is available in the temperature register.

RESET

Indicates the end of a reset for software and hardware resets. The corresponding enable bit has no function in

the interrupt enable register, i.e., this status bit is set at the end of a reset, but cannot be enabled to cause an

interrupt.

AEOF

Indicates that the active energy register has overflowed.

PKV

Indicates that the waveform sample from Channel 2 has exceeded the VPKLVL value.

PKI

Indicates that the waveform sample from Channel 1 has exceeded the IPKLVL value.

VAEHF

Indicates that an interrupt occurred because the apparent energy register, VAENERGY, is more than half full.

VAEOF

Indicates that the apparent energy register has overflowed.

ZXTO

Indicates that an interrupt was caused by a missing zero crossing on the line voltage for a specified number of

line cycles—see the Zero-Crossing Timeout section.

PPOS

Indicates that the power has gone from negative to positive.

PNEG

Indicates that the power has gone from positive to negative.

RESERVED

Reserved.

VAEHF

(VAENERGY IS HALF FULL)

PPOS

(POWER NEGATIVE TO POSITIVE)

RESERVED

PNEG

(POWER POSITIVE TO NEGATIVE)

15 14 13 12 11 10

AEHF

(ACTIVE ENERGY HALF FULL)

SAG

(SAG ONLINE VOLTAGE)

CYCEND

(END OF LINECYC HALF LINE CYCLES)

WSMP

(WAVEFORM SAMPLES DATA READY)

(ZERO CROSSING)

TEMP

(TEMPERATURE DATA READY)

RESET

(END OF SOFTWARE/HARDWARE RESET)

AEOF

(ACTIVE ENERGY REGISTER OVERFLOW)

ZXTO

(ZERO-CROSSING TIMEOUT)

VAEOF

(VAENERGY OVERFLOW)

PKI

(CHANNEL 1 SAMPLE ABOVE IPKLVL)

PKV

(CHANNEL 2 SAMPLE ABOVE VPKLVL)

ADDR: 0x0A, 0x0B, 0x0C

Figure 87. Interrupt Status/Interrupt Enable Register

ADE7763ARS 数据表(PDF) 52 Page - Analog Devices

ADE7763ARS 数据表(HTML) 52 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载