数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD4021BCPZ-R2 数据表(PDF) 8 Page - Analog Devices

部件名 AD4021BCPZ-R2
功能描述  20-Bit, 1.8 MSPS/1 MSPS/500 kSPS, Easy Drive, Differential SAR ADCs
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD4021BCPZ-R2 数据表(HTML) 8 Page - Analog Devices

Back Button AD4021BCPZ-R2 Datasheet HTML 4Page - Analog Devices AD4021BCPZ-R2 Datasheet HTML 5Page - Analog Devices AD4021BCPZ-R2 Datasheet HTML 6Page - Analog Devices AD4021BCPZ-R2 Datasheet HTML 7Page - Analog Devices AD4021BCPZ-R2 Datasheet HTML 8Page - Analog Devices AD4021BCPZ-R2 Datasheet HTML 9Page - Analog Devices AD4021BCPZ-R2 Datasheet HTML 10Page - Analog Devices AD4021BCPZ-R2 Datasheet HTML 11Page - Analog Devices AD4021BCPZ-R2 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 39 page
background image
AD4020/AD4021/AD4022
Data Sheet
Rev. B | Page 8 of 39
Table 3. Register Read/Write Timing
Parameter
Symbol1
Min
Typ
Max
Unit
READ/WRITE OPERATION
CNV Pulse Width2
tCNVH
10
ns
SCK Period
tSCK
VIO > 2.7 V
9.8
ns
VIO > 1.7 V
12.3
ns
SCK Low Time
tSCKL
3
ns
SCK High Time
tSCKH
3
ns
READ OPERATION
CNV Low to SDO D17 MSB Valid Delay
tEN
VIO > 2.7 V
10
ns
VIO > 1.7 V
13
ns
SCK Falling Edge to Data Remains Valid
tHSDO
1.5
ns
SCK Falling Edge to Data Valid Delay
tDSDO
VIO > 2.7 V
7.5
ns
VIO > 1.7 V
10.5
ns
CNV Rising Edge to SDO High Impedance
tDIS
20
ns
WRITE OPERATION
SDI Valid Setup Time from SCK Rising Edge
tSSDISCK
2
ns
SDI Valid Hold Time from SCK Rising Edge
tHSDISCK
2
ns
CNV Rising Edge to SCK Edge Hold Time
tHCNVSCK
0
ns
CNV Falling Edge to SCK Active Edge Setup Time
tSCNVSCK
6
ns
1
See Figure 49 to Figure 52, Figure 54, Figure 56, Figure 58, Figure 60, Figure
62, Figure 64, and Figure 66
2
For turbo mode, tCNVH must match the tQUIET1 minimum.
Table 4. Achievable Throughput for Different Modes of Operation
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
THROUGHPUT, CS MODE
3-Wire and 4-Wire Turbo Mode
fSCK = 100 MHz, VIO ≥ 2.7 V
1.80
MSPS
fSCK = 80 MHz, VIO < 2.7 V
1.80
MSPS
3-Wire and 4-Wire Turbo Mode and Six Status Bits
fSCK = 100 MHz, VIO ≥ 2.7 V
1.80
MSPS
fSCK = 80 MHz, VIO < 2.7 V
1.67
MSPS
3-Wire and 4-Wire Mode
fSCK = 100 MHz, VIO ≥ 2.7 V
1.61
MSPS
fSCK = 80 MHz, VIO < 2.7 V
1.49
MSPS
3-Wire and 4-Wire Mode and Six Status Bits
fSCK = 100 MHz, VIO ≥ 2.7 V
1.47
MSPS
fSCK = 80 MHz, VIO < 2.7 V
1.34
MSPS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com