| 数据搜索系统,热门电子元器件搜索 |
|
MPC8275VR 数据表(PDF) 26 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8275VR 数据表(HTML) 26 Page - Motorola, Inc |
|
26 / 76 page ![]() 26 MPC8280 PowerQUICC II™ Family Hardware Specifications MOTOROLA Clock Configuration Modes 7.2 PCI Host Mode Table 16 and Table 17 show clock configurations for PCI host mode. The frequencies listed are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user’s device. In addition, note the following: 0111_011 55.5 133.3 3 166.7 400.0 3 166.7 400.0 0111_100 71.4 133.3 3 133.0 400.0 3.5 250.0 466.7 0111_101 62.5 133.3 3 133.0 400.0 4 250.0 533.3 0111_110 55.6 133.3 3 133.0 400.0 4.5 250.0 600.0 0111_111 Reserved 1000_000 Reserved 1000_001 Reserved 1000_010 71.4 114.3 3.5 250.0 400.0 3.5 250.0 400.0 1000_011 62.5 114.3 3.5 218.8 400.0 4 250.0 457.1 1000_100 55.6 114.3 3.5 194.4 400.0 4.5 250.0 514.3 1000_101 50.0 114.3 3.5 175.0 400.0 5 250.0 571.4 1000_110 45.5 114.3 3.5 159.1 400.0 5.5 250.0 628.6 1100_000 Reserved 1100_001 Reserved 1100_010 Reserved 1101_000 Reserved 1 “Low” values are the minimum allowable frequencies for a given clock mode. The minimum bus frequency guarantees the required minimum CPU operating frequency. Minimum CPU frequency is determined by the clock mode. For modes with a CPU multiplication factor ≤ 3, the minimum CPU frequency is 166 MHz. The minimum CPM frequency is 133 MHz. For modes with a CPU multiplication factor ≥ 3.5, the minimum CPU frequency is 250 MHz. The minimum CPM frequency is as shown in the table. “High” values are for the purpose of illustration only. Users must select a mode and input bus frequency so that the resulting configuration does not exceed the frequency rating of the user’s device. 2 MODCK_H = hard reset configuration word [28–31]. MODCK[1-3] = three hardware configuration pins. 3 60x and local bus frequency. Identical to CLKIN. 4 CPM multiplication factor = CPM clock/bus clock 5 CPU multiplication factor = Core PLL multiplication factor Table 15. Clock Configurations for Local Bus Mode1 (Continued) Mode2 Bus Clock3 (MHz) CPM Multiplication Factor4 CPM Clock (MHz) CPU Multiplication Factor5 CPU Clock (MHz) MODCK_H-MODCK[1-3] low high low high low high |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |