MCP3564-ESLASHST datasheet(44/108 Pages) MICROCHIP

44 / 108 page

MCP3561/2/4

DS20006181C-page 44

 2019-2021 Microchip Technology Inc.

5.7

Power-on Reset

The analog and digital power supplies are monitored

separately by two Power-on Reset (POR) monitoring

circuits at all times, except during Full Shutdown mode

(see Section 5.9 “Low-Power Shutdown Modes”).

Each POR circuit has two separate thresholds, one for

the rising voltage supply and one for the falling voltage

supply. They both include hysteresis (the rising thresh-

old is superior), so that the device is tolerant to a certain

degree of transient noise on each power supply.

If any of the two power supply voltages is below its

respective threshold, the POR state is forced internally.

In this state, the SPI interface is disabled, no command

can be executed by the chip. All registers are cleared

and set to their default values.

At power-up, when both power supply voltages are

above the rising thresholds, the device powers up and

the SPI interface is enabled and can handle communi-

cations. Since both thresholds need to be crossed for

the power-up, the power-up sequence is not important

and any power supply voltage can ramp up first. The

detection time for the monitoring circuits (tPOR) is about

1 µs for relatively fast power-up ramp rates. The normal

operation stops when any of the falling thresholds of

the two POR monitoring circuits is crossed. Figure 5-9

illustrates the power-up and power-down sequences.

If the CS pin is kept logic low during a POR state, a

logic high pulse is necessary to start the first communi-

cation sequence after power-up. The CS rising edge

will reset the SPI interface properly and the falling edge

will clear the POR interrupt on the IRQ pin (see

Figure 6-15).

The DVDD and AVDD monitoring thresholds are different

since their respective voltage ranges are different. The

AVDD rising threshold is approximately 1.75V ± 10% and

the DVDD is 1.2V ± 10%. The hysteresis is approximately

150 mV (typical).

Proper decoupling ceramic capacitors (0.1 µF and

10 µF ceramic) should be placed as close as possible

to the power supply pins (AVDD, DVDD) to provide

additional transient immunity.

During Full Shutdown mode, the power supply voltages

are not monitored to be able to reach ultra-low power

consumption. The device cannot generate a POR

event interrupt in this mode, except for cases of

extremely low-power supply voltages. Therefore, Full

Shutdown mode is not recommended for applications

which are unable to reach an AVDD/DVDD power-down

voltage of less than 100 mV (approx.) before reapplying

power.

The user can verify if the power-up sequence has been

correctly performed by reading the default state of all

the registers in the register map just after powering up

the device. If one or more of the registers do not show

the proper default setting when being read, a new

power-up cycle must be launched to recover from this

condition.

In order to ensure a proper power-up sequence, the

ramp rate of DVDD must not exceed 3 V/µs when

coming out of the POR state.

FIGURE 5-9:

Power-on Reset Timing Diagram.

POR State

POR Threshold Up

POR Threshold Down

tPOR

Voltage

(AVDD, DVDD)

POR State

Time

Normal Operation

MCP3564-E/ST 数据表(PDF) 44 Page - Microchip Technology

MCP3564-E/ST 数据表(HTML) 44 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载