数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP3564-E/ST 数据表(PDF) 60 Page - Microchip Technology

部件名 MCP3564-E/ST
功能描述  Two/Four/Eight-Channel, 153.6 ksps, Low-Noise 24-Bit Delta-Sigma ADCs
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP3564-E/ST 数据表(HTML) 60 Page - Microchip Technology

Back Button MCP3564-E/ST Datasheet HTML 56Page - Microchip Technology MCP3564-E/ST Datasheet HTML 57Page - Microchip Technology MCP3564-E/ST Datasheet HTML 58Page - Microchip Technology MCP3564-E/ST Datasheet HTML 59Page - Microchip Technology MCP3564-E/ST Datasheet HTML 60Page - Microchip Technology MCP3564-E/ST Datasheet HTML 61Page - Microchip Technology MCP3564-E/ST Datasheet HTML 62Page - Microchip Technology MCP3564-E/ST Datasheet HTML 63Page - Microchip Technology MCP3564-E/ST Datasheet HTML 64Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 108 page
background image
MCP3561/2/4
DS20006181C-page 60
 2019-2021 Microchip Technology Inc.
6.2.2
DEVICE ADDRESS BITS (CMD[7:6])
The SPI interface of the MCP3561/2/4 devices is
addressable, which means that multiple devices can
communicate on the same SPI bus with only one Chip
Select line for all devices. Each device communication
starts by a CS falling edge, followed by the clocking of
the device address (CMD[7:6]). Each device contains
an internal device address which the device can
respond to.
This address is coded on two bits, so four possible
addresses are available. Device address is hard-coded
within the device and should be determined when
ordering the device. The device address is part of the
device markings to avoid potential confusion (see
Sections 9.1 “Package Marking Information(1)”).
When the CMD[7:6] bits match the device address, the
communication will proceed and the part will execute
the commands defined in the control byte and its
subsequent data bytes.
When the CMD[7:6] bits do not correspond to the
address hard-coded in the device, the command is
ignored. In this case, the SDO output will become
high-impedance, which prevents bus contention errors
when multiple devices are connected on the same SPI
bus (see Figure 6-2). The user has to exit from this
communication through a CS rising edge to be able to
launch another command.
6.2.3
COMMAND ADDRESS BITS
(CMD[5:2])
The COMMAND byte contains four address bits
(CMD[5:2]) that can serve two purposes. In case of a
register write or read access, they define at which
register address the first read/write is performed. In
case of a Fast command, they determine which Fast
command is executed by the device.
In case of a Write command on a read-only register, the
command is not executed and the communication
should be aborted (CS rising edge) to place another
command. All registers can be read; there is no
undefined address in the register map.
6.2.4
COMMAND-TYPE BITS (CMD[1:0])
The last two bits of the COMMAND register byte define
the command type. These bits are an extension of the
typical read/write bits present in most SPI communica-
tion protocols. The two bits define four possible
command types: Incremental Write, Incremental Read,
Static Read and Fast command. Changing the com-
mand type within the same communication (while CS is
logic low) is not possible. The communication has to be
stopped (CS rising edge) and restarted (CS falling
edge) to change its command type. The list of possible
commands, their type and their possible command
addresses are described in Table 6-2.
TABLE 6-2:
COMMAND TYPES TABLE
CMD[5:2]
CMD[1:0]
Command Description
0xxx
00
Don’t Care
100x
00
Don’t Care
1010
00
ADC Conversion Start/Restart Fast Command (overwrites ADC_MODE[1:0] = 11)
1011
00
ADC Standby Mode Fast Command (overwrites ADC_MODE[1:0] = 10)
1100
00
ADC Shutdown Mode Fast Command (overwrites ADC_MODE[1:0] = 00)
1101
00
Full Shutdown Mode Fast Command (overwrites CONFIG0[7:0] = 0x00)
1110
00
Device Full Reset Fast Command (resets the entire register map to default value)
1111
00
Don’t Care
ADDR
01
Static Read of Register Address, ADDR
ADDR
10
Incremental Write Starting at Register Address, ADDR
ADDR
11
Incremental Read Starting at Register Address, ADDR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com