| 数据搜索系统,热门电子元器件搜索 |
|
ADP5065ACBZ-1-R7 数据表(PDF) 23 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP5065ACBZ-1-R7 数据表(HTML) 23 Page - Analog Devices |
|
23 / 40 page ![]() Data Sheet ADP5065 Rev. D | Page 23 of 40 I2C INTERFACE The ADP5065 includes an I2C-compatible serial interface for control of the charging and for a readback of system status registers. The I2C chip address is 0x28 in write mode and 0x29 in read mode. Register values are reset to the default values, when the supply voltage at the VINx pin falls below the VVIN_OK falling voltage threshold. The I2C registers are also reset when the battery is disconnected and VIN is 0 V. See Figure 34 for an example of the I2C write sequence to a single register. The subaddress content selects which one of the five ADP5065 registers is written to first. The ADP5065 sends an acknowledgement to the master after the 8-bit data byte has been written. The ADP5065 increments the subaddress automatically and starts receiving a data byte to the following register until the master sends an I2C stop as shown in Figure 35. Figure 36 shows the I2C read sequence of a single register. ADP5065 sends the data from the register denoted by the subaddress and increments the subaddress automatically, sending data from the next register until the master sends an I2C stop condition as shown in Figure 37. SUBADDRESS CHIP ADDRESS ST 0 0 1010 0 0 0 0 SP ADP5065 RECEIVES DATA 0 0 = WRITE MASTER STOP Figure 34. I2C Single Register Write Sequence CHIP ADDRESS SUBADDRESS REGISTER N ADP5065 RECEIVES DATA TO REGISTER N ADP5065 RECEIVES DATA TO REGISTER N + 1 ADP5065 RECEIVES DATA TO LAST REGISTER ST 0 0 1010 0 0 0 0 SP 0 0 0 0 = WRITE MASTER STOP Figure 35. I2C Multiple Register Write Sequence CHIP ADDRESS SUBADDRESS CHIP ADDRESS ADP5065 SENDS DATA ST 0 0 10 10 0 0 0 0 00 00 11 0 ST 00 101 0 0 0 1 SP 0 1 0 = WRITE 1 = READ Figure 36. I2C Single Register Read Sequence CHIP ADDRESS SUBADDRESS REGISTER N CHIP ADDRESS ADP5065 SENDS DATA OF REGISTER N ADP5065 SENDS DATA OF REGISTER N + 1 ADP5065 SENDS DATA OF LAST REGISTER S T 0 0 10 10 0 0 0 0 S P 0 0 1 S T 0 0 101 0 0 0 1 0 0 = WRITE 1 = READ MASTER STOP Figure 37. I2C Multiple Register Read Sequence |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |