数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF85363ATL/A 数据表(PDF) 24 Page - NXP Semiconductors

部件名 PCF85363ATL/A
功能描述  Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input, and I2C-bus
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF85363ATL/A 数据表(HTML) 24 Page - NXP Semiconductors

Back Button PCF85363ATL/A Datasheet HTML 20Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 21Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 22Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 23Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 24Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 25Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 26Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 27Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 28Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 86 page
background image
NXP Semiconductors
PCF85363A
Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input,
and I2C-bus
aaa-009585
06
05
04
03
02
01
00
06
00
countdown value, WDR
WatchDog clock
counter
WDF
INTA or INTB
duration of WatchDog period after start
may range from WDR to WDR -1 counts
00
Figure 14. WatchDog single shot mode
7.5.1.3 WatchDog interrupts
The generation of interrupts from the WatchDog functions is controlled via the WatchDog
interrupt enable bits; WDIEA and WDIEB. These bits are in registers INTA_enable
(address 29h) and INTB_enable (address 2Ah).
The assertion of the flag WDF can be used to generate an interrupt at pins INTA and
INTB. The interrupt may be generated as a pulsed signal every time the WatchDog
counter reaches the end of the countdown period. Alternatively as a permanently
active signal which follows the condition of bit WDF. WDF remains set until cleared by
command.
When enabled, interrupts are triggered every time the WatchDog counter reaches the
end of the countdown period and even if the WDF is not cleared, an interrupt pulse can
be generated.
See Section 7.9 for interrupt control.
7.6 Single RAM byte
Bit
Symbol
Value
Description
7 to 0
B[7:0]
0000 0000[1] to
1111 1111
single RAM byte content
Table 18. RAM_byte - 8-bit RAM register (address 2Ch) bit description
[1]
Default value.
The PCF85363A provides a free single RAM byte, which can be used for any purpose,
for example, status bits of the system.
7.7 Timestamps
There are three timestamp registers which can be independently configured to record the
time for battery switch-over events and/or transitions on the TS pin.
Each timestamp register has an associated flag. It is also possible to generate an
interrupt signal for every timestamp register update.
PCF85363A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 3.1 — 18 June 2021
24 / 86



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com