 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PCF85363ATL/A 数据表(PDF) 48 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF85363ATL/A 数据表(HTML) 48 Page - NXP Semiconductors |
|
|
48 / 86 page  NXP Semiconductors PCF85363A Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input, and I2C-bus Remark: Clock output is the default state. To save power, it is recommended to disable the clock when not being used. If no clock is required, then set COF[2:0] in the Function register (Section 7.13) to CLK disabled. If clock output is only required on the CLK pin, then set the INTA pin to either INTA data or battery mode. 7.12.6.3 INTAPM[1:0]: battery mode indication It is possible to output the state of the power switch on the INTA pin. The output has an open-drain output. The output is available during VDD and VBAT operation. Power supply INTA pin state VDD INTA = Hi-Z VBAT INTA = logic 0 Table 49. INTA battery mode 7.13 Function register Bit 7 6 5 4 3 2 1 0 Symbol 100TH PI[1:0] RTCM STOPM COF[2:0] Section Section 7.13.1 Section 7.13.2 Section 7.13.3 Section 7.13.4 Section 7.13.5 Table 50. Function - chip function control register (address 28h) bit description 7.13.1 100TH: 100th seconds mode Bit Symbol Value Description 100th second mode 0[1] 100th second disabled 7 100TH 1 100th second enabled Table 51. 100TH bit - Function control register (address 28h) [1] Default value. The PCF85363A can be configured to count at a resolution of 1 second or 0.01 seconds. In 100th mode, the 100th_seconds register becomes available and the RTC counts at a resolution of 0.01 seconds. The 256 Hz clock signal is divided by 3 for fourteen 100 Hz periods and then by 2 for eleven 100 Hz periods. This produces an effective division ratio of 2.56 with a maximum jitter of 3.91 ms. Over twenty-five 100 Hz cycles the jitter is 0 ns. 7.13.2 PI[1:0]: Periodic interrupt Bit Symbol Value Description periodic interrupt 00[1] no periodic interrupt 01 once per second 6 to 5 PI[1:0] 10 once per minute Table 52. PI[1:0] bits - Function control register (address 28h) PCF85363A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 3.1 — 18 June 2021 48 / 86 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
