 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PCF85363ATL/A 数据表(PDF) 52 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF85363ATL/A 数据表(HTML) 52 Page - NXP Semiconductors |
|
|
52 / 86 page  NXP Semiconductors PCF85363A Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input, and I2C-bus Bit Symbol Flag name Value Description read: timestamp register 3 flag inactive 0[1] write: timestamp register 3 flag is cleared read: timestamp register 3 flag active 2 TSR3F Timestamp Register 3 event Flag Section 7.7 1 write: timestamp register 3 flag remains unchanged read: timestamp register 2 flag inactive 0[1] write: timestamp register 2 flag is cleared read: timestamp register 2 flag active 1 TSR2F Timestamp Register 2 event Flag Section 7.7 1 write: timestamp register 2 flag remains unchanged read: timestamp register 1 flag inactive 0[1] write: timestamp register 1 flag is cleared read: timestamp register 1 flag active 0 TSR1F Timestamp Register 1 event Flag Section 7.7 1 write: timestamp register 1 flag remains unchanged Table 59. Flags - Flag status register (address 2Bh) bit description...continued [1] Default value. The flags are set by their respective function. A full description can be found there. All flags behave the same way. They are set by some function of the IC and remain set until overwritten by command. It is possible to clear flags individually. To prevent one flag being overwritten while clearing another, a logic AND is performed during a write access. All flags are combined to generate an event monitoring signal called EMON. EMON is described in Section 7.2.3 and can be read as the MSB of minutes register. 7.15 Reset register Bit 7 6 5 4 3 2 1 0 Symbol CPR 0 1 0 SR 1 0 CTS Section Section 7.15.2 Section 7.15.1 Section 7.15.3 Table 60. Reset - software reset control (address 2Fh) bit description For a • software reset (SR), 0010 1100 (2Ch) must be sent to register Reset (address 2Fh). A software reset also triggers CPR and CTS • clear prescaler (CPR), 1010 0100 (A4h) must be sent to register Reset (address 2Fh) • clear timestamp (CTS),0010 0101 (25h) must be sent to register Reset (address 2Fh) It is possible to combine CPR and CTS by sending 1010 0101 (A5h). Remark: Any other value sent to this register is ignored. 7.15.1 SR - Software reset A reset is automatically generated at power-on. A reset can also be initiated with the software reset command. PCF85363A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 3.1 — 18 June 2021 52 / 86 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
