数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF85363ATL/A 数据表(PDF) 62 Page - NXP Semiconductors

部件名 PCF85363ATL/A
功能描述  Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input, and I2C-bus
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF85363ATL/A 数据表(HTML) 62 Page - NXP Semiconductors

Back Button PCF85363ATL/A Datasheet HTML 58Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 59Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 60Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 61Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 62Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 63Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 64Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 65Page - NXP Semiconductors PCF85363ATL/A Datasheet HTML 66Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 86 page
background image
NXP Semiconductors
PCF85363A
Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input,
and I2C-bus
• At t3, SW1 closes. The TS pin is now shorted to VSS. The TS pin has not been sampled
yet, so no action is taken by the IC.
• At t4, SW1 is closed. The internal pull-up resistor is enabled, but TS pin remains LOW.
The pin is then sampled and the LOW level detected. As the TSL bit was set for active
LOW detection, the HIGH-LOW transition of TS pin sampled triggers an event.
STOPM mode was configured to allow the TS pin to stop the time counting. As the TSL
bit was set for active LOW, time counting stops when the TS pin is LOW.
Timestamp register 2 was configured to take a copy of the time on an event of the TS
pin, hence TSR2 loads the time t4. TSR2F is also set.
INTA was configured to generate an interrupt when TSR2 loads a new time, hence an
interrupt pulse is seen on INTA.
• At t5, SW1 is opened. No action is taken by the IC.
• At t6, SW1 is open. The internal pull-up is active and the TS pin raises to vdd_int level.
The HIGH level is sampled and causes the stop signal to be released and time starts
counting again.
11 Internal circuitry
aaa-011071
PCF85363A
VDD
CLK
OSCI
VSS
OSCO
SCL
SDA
VBAT
INTA
TS
Figure 36. Device diode protection diagram of PCF85363A
12 Safety notes
CAUTION
This device is sensitive to ElectroStatic Discharge (ESD). Observe
precautions for handling electrostatic sensitive devices.
Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5,
JESD625-A or equivalent standards.
PCF85363A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 3.1 — 18 June 2021
62 / 86



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com