数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ES9219C 数据表(PDF) 35 Page - ESS Technology,Inc

部件名 ES9219C
功能描述  32-bit Stereo Low Power DAC with Headphone Amplifier, Analog Volume Control, and Output Switch
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ESS [ESS Technology,Inc]
网页  http://www.esstech.com
标志 ESS - ESS Technology,Inc

ES9219C 数据表(HTML) 35 Page - ESS Technology,Inc

Back Button ES9219C Datasheet HTML 31Page - ESS Technology,Inc ES9219C Datasheet HTML 32Page - ESS Technology,Inc ES9219C Datasheet HTML 33Page - ESS Technology,Inc ES9219C Datasheet HTML 34Page - ESS Technology,Inc ES9219C Datasheet HTML 35Page - ESS Technology,Inc ES9219C Datasheet HTML 36Page - ESS Technology,Inc ES9219C Datasheet HTML 37Page - ESS Technology,Inc ES9219C Datasheet HTML 38Page - ESS Technology,Inc ES9219C Datasheet HTML 39Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 67 page
background image
ES9219 Datasheet
CONFIDENTIAL ADVANCE INFORMATION 1.0.4
February 27, 2020
35
ESS TECHNOLOGY, INC. 237 South Hillview Drive, Milpitas, CA 95035, USA Tel (408) 643-8800 • Fax (408) 643-8801
Register Settings
Read-Write Registers
Register 0: SYSTEM REGISTERS
I2C Slave Access:
I2S Sync Slave Access:
Clock Domain:
Bits
[7:4]
[3:2]
[1]
[0]
Mnemonic
Reserved
CLK_GEAR
RESERVED
SOFT_RESET
Bits
Mnemonic
Description
[7:4]
RESERVED
NA
[3:2]
CLK_GEAR
Configures a clock divider network that can reduce the power consumption of the chip by reducing the clock
frequency supplied to both the digital core and analog stages
2’b00: uses MCLK (default)
2’b01: divides MCLK by 2
2’b10: divides MCLK by 4
2’b11: divides MCLK by 8
[1]
RESERVED
NA
[0]
SOFT_RESET
Software configurable hardware reset with the ability to reset the design to its initial power-on configuration
1’b0: normal operation (default)
1’b1: resets the Sabre to its power-on defaults
Note: This register will always read as “1’b0” as the power-on default for this register is “1’b0” A reset can be
verified by checking the status of other modified registers.
Register 1: INPUT SELECTION
I2C Slave Access:
I2S Sync Slave Access:
Clock Domain:
Bits
[7:6]
[5:4]
[3:2]
[1:0]
Mnemonic
SERIAL_LENGTH
SERIAL_MODE
AUTO_SELECT
INPUT_SELECT
Bits
Mnemonic
Description
[7:6]
SERIAL_LENGTH
Selects how many DATA_CLK pulses exist per data word.
2’b00: 16-bit data words
2’b01: 24-bit data words
2’b10: 32-bit data words (default)
2’b11: 32-bit data words
[5:4]
SERIAL_MODE
Configures the type of serial data.
2’b00: I2S mode (default)
2’b01: Left-justified mode
2’b11 or 2’b10: reserved
[3:2]
AUTO_SELECT
Allows the Sabre ES9219 to automatically select between either serial (I2S), or DSD input formats.
2’b00: Disable automatic input decoder and instead use the information provided by register 1[1:0]
2’b01: Automatically select between DSD or serial data
2’b10: Reserved
2’b11: Automatically select between DSD or serial (I2S) data (default)
[1:0]
INPUT_SELECT
Configures the ES9219 to use a particular input decoder if auto_select is disabled.
2’b00: Serial (default)
2’b01: reserved
2’b10: Auto Select



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com