数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

UCS2113 数据表(PDF) 18 Page - Microchip Technology

部件名 UCS2113
功能描述  USB Dual-Port Power Switch and Current Monitor
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

UCS2113 数据表(HTML) 18 Page - Microchip Technology

Back Button UCS2113 Datasheet HTML 14Page - Microchip Technology UCS2113 Datasheet HTML 15Page - Microchip Technology UCS2113 Datasheet HTML 16Page - Microchip Technology UCS2113 Datasheet HTML 17Page - Microchip Technology UCS2113 Datasheet HTML 18Page - Microchip Technology UCS2113 Datasheet HTML 19Page - Microchip Technology UCS2113 Datasheet HTML 20Page - Microchip Technology UCS2113 Datasheet HTML 21Page - Microchip Technology UCS2113 Datasheet HTML 22Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 62 page
background image
UCS2113
DS20005680B-page 18
 2016-2021 Microchip Technology Inc. and its subsidiaries
5.1
UCS2113 Power States
Power states are indicators of the device’s current
consumption in the system and the functionality of the
digital logic. Table 5-1 details the UCS2113 power
states.
Table 5-2 shows the settings for the various power
states, except Off and Error. If VDD < VDD_TH, the
UCS2113 is in the Off state.
5.1.1
OFF STATE OPERATION
The device will be in the Off state if VDD is less than
VDD_TH. When the UCS2113 is in the Off state, it will do
nothing and all circuitry will be disabled. Digital register
values are not stored and the device will not respond to
SMBus commands.
5.1.2
SLEEP STATE OPERATION
The PWR_EN1 and PWR_EN2 pins may be used to
cause the UCS2113 to enter/exit Sleep. These pins are
AND’ed for Sleep mode.
When the UCS2113 is in the Sleep state, the device will
be in its lowest power state. The port power switch will
be disabled. VBUS1 and VBUS2 will be near ground
potential. The ALERT#1 and ALERT#2 pins will not be
asserted. If asserted prior to entering the Sleep state,
the ALERT# pin will be released. SMBus activity is lim-
ited to single byte read or write.
The first data byte read from the UCS2113 when it is in
the Sleep state will wake it; however, the data to be
read will return all 0’s and should be considered invalid.
This is a “dummy” read byte meant to wake the
UCS2113. Subsequent read or write bytes will be
accepted normally. After the dummy read, the
UCS2113 will be in a higher power state (see
Figure 5-2). After communication has not occurred for
tIDLE_SLEEP, the UCS2113 will return to Sleep.
TABLE 5-1:
POWER STATES DESCRIPTION
State
Description
Off
This power state is entered when the voltage at the VDD pin voltage is < VDD_TH. In this state, the device is
considered “off”. The UCS2113 will not retain its digital states and register contents nor respond to SMBus/I2C
communications. The port power switch will be off. See Section 5.1.1 “Off State Operation”.
Sleep
This is the lowest power state available. While in this state, the UCS2113 will retain digital functionality and wake
to respond to SMBus/I2C communications. See Section 5.1.2 “Sleep State Operation”.
Error
This power state is entered when a fault condition exists. Error power state is one or both channels in Fault
Handling. This state is updated as Priority One. The Interrupt Status Registers for each channel will update the
fault detected per channel. Only the channel that has detected a Fault will be affected since the other channel
can remain active if no fault is detected. See Section 5.1.4 “Error State Operation”.
Active
Active power State is one, or both channels active and sourcing current to the VBUS Port. This state is updated
as Priority Two. None of the channels have detected Fault. This power state provides full functionality. While in
this state, operations include activation of the port power switch, current limiting, and charge rationing. See
Section 5.1.3 “Active State Operation”.
TABLE 5-2:
POWER STATES CONTROL SETTINGS
Power
State
PWR_EN1 PWR_EN2
Behavior
Sleep
disabled
disabled
• All switches disabled
•VBUS will be near ground potential
• The UCS2113 wakes to respond to SMBus
communications
Active
enabled
disabled
• Port power switch is on for VBUS1
•VBUS2 pins are near ground potential or floating (Note 1)
disabled
enabled
• Port power switch is on for VBUS2
•VBUS1 pins are near ground potential or floating (Note 1)
enabled
enabled
• Port power switch is on for VBUS1 and VBUS2
Note 1: If the bit EN_VBUS_DISCHG is '1', the VBUS is discharged automatically and VBUS is near ground
potential. If the bit EN_VBUS_DISCHG is '0' then the corresponding VBUS pins are floating (VBUS
discharge is controlled by the SMBus host).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com