| 数据搜索系统,热门电子元器件搜索 |
|
UCS2113 数据表(PDF) 50 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
UCS2113 数据表(HTML) 50 Page - Microchip Technology |
|
50 / 62 page ![]() UCS2113 DS20005680B-page 50 2016-2021 Microchip Technology Inc. and its subsidiaries 8.8 Current Limit Behavior Registers The Current Limit Behavior register stores the values used by the applied current limiting mode (Trip or CC). The contents of this register are not retained in Sleep. REGISTER 8-17: PORT 1 CURRENT LIMIT BEHAVIOR REGISTER (ADDRESS 23H) R/W-1 R/W-0 R/W-0 R/W-1 R/W-0 R/W-1 R/W-1 R/W-0 SEL_VBUS1_MIN<1:0> DISCHG_LOAD1 SEL_R2_IMIN1<2:0> Reserved Reserved bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 7-6 SEL_VBUS1_MIN<1:0>: Define the VBUS_MIN voltage for Port 1 as follows: 00 = 1.50V 01 =1.75V 10 =2.0V 11 =2.25V bit 5 DISCHG_LOAD1: Connects the internal 100Ω load to discharge VBUS1 (Note 1). The SMBus host must set this bit to discharge VBUS1 if the EN_VBUS_DISCHG bit from the General Configuration 2 register 12h is '0'. This functionality doesn't use any timer. The discharge time is controlled by the SMBus host, which must clear this bit when its internal timer expires. The difference from DSCHG1 bit from the General Configuration 1 register 11h is that, when that bit is set, the discharge time is controlled by the UCS2113 internal timer. The state of this bit is ignored when the EN_VBUS_DISCHG bit from the General Configuration 2 register 12h is '1'. bit 4-2 SEL_R2_IMIN1<2:0>: Defines the IBUS_R2MIN current 000 =100 mA 001 =530 mA 010 =960 mA 011 =1280 mA 100 =1600 mA 101 =2130 mA bit 1-0 Reserved: Do not change Note 1: If the corresponding power switch is still turned on (PWR_EN1 control is active) while DISCHG_LOAD1 bit is set, the internal 100Ω load will be connected in parallel with the load on the VBUS1 pins. REGISTER 8-18: PORT 2 CURRENT LIMIT BEHAVIOR REGISTER (ADDRESS 24H) R/W-1 R/W-0 R/W-0 R/W-1 R/W-0 R/W-1 R/W-1 R/W-0 SEL_VBUS2_MIN<1:0> DISCHG_LOAD2 SEL_R2_IMIN2_MIN<2:0> Reserved Reserved bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 7-6 SEL_VBUS2_MIN<1:0>: Define the VBUS_MIN voltage for Port 2 as follows: 00 = 1.50V 01 =1.75V 10 =2.0V 11 =2.25V |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |