STM8S103F2 datasheet(13/121 Pages) STMICROELECTRONICS

13 / 121 page

DocID15441 Rev 14

13/121

STM8S103F2 STM8S103F3 STM8S103K3

Product overview

4.2

Single wire interface module (SWIM) and debug module (DM)

The single wire interface module and debug module permits non-intrusive, real-time in-

circuit debugging and fast memory programming.

SWIM

Single wire interface module for direct access to the debug module and memory

programming. The interface can be activated in all device operation modes. The maximum

data transmission speed is 145 bytes/ms.

Debug module

The non-intrusive debugging module features a performance close to a full-featured

emulator. Beside memory and peripherals, also CPU operation can be monitored in real-

time by means of shadow registers.

•

R/W to RAM and peripheral registers in real-time

•

R/W access to all resources by stalling the CPU

•

Breakpoints on all program-memory instructions (software breakpoints)

•

Two advanced breakpoints, 23 predefined configurations

4.3

Interrupt controller

•

Nested interrupts with three software priority levels,

•

32 interrupt vectors with hardware priority,

•

Up to 27 external interrupts on 6 vectors including TLI,

•

Trap and reset interrupts

4.4

Flash program and data EEPROM memory

•

8 Kbyte of Flash program single voltage Flash memory,

•

640 byte true data EEPROM,

•

User option byte area.

Write protection (WP)

Write protection of Flash program memory and data EEPROM is provided to avoid

unintentional overwriting of memory that could result from a user software malfunction.

There are two levels of write protection. The first level is known as MASS (memory access

security system). MASS is always enabled and protects the main Flash program memory,

data EEPROM and option bytes.

To perform in-application programming (IAP), this write protection can be removed by

writing a MASS key sequence in a control register. This allows the application to write to

data EEPROM, modify the contents of main program memory or the device option bytes.

A second level of write protection, can be enabled to further protect a specific area of

memory known as UBC (user boot code). Refer to the figure below.

The size of the UBC is programmable through the UBC option byte, in increments of 1 page

(64-byte block) by programming the UBC option byte in ICP mode.

STM8S103F2 数据表(PDF) 13 Page - STMicroelectronics

STM8S103F2 数据表(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载