| 数据搜索系统,热门电子元器件搜索 |
|
SPC58EEX 数据表(PDF) 124 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC58EEX 数据表(HTML) 124 Page - STMicroelectronics |
|
124 / 154 page ![]() Electrical characteristics SPC58EEx, SPC58NEx 124/154 DS11646 Rev 4 Figure 48. TxD Signal propagation delays 3.18.4.3 RxD Table 69. TxD output characteristics Symbol C Characteristic(1),(2) Value Unit Min Max dCCTxAsym CC D Asymmetry of sending CC at 25 pF load (= dCCTxD50% − 100 ns) –2.45 2.45 ns dCCTxDRISE25+dCCTxDFALL25 CC D Sum of Rise and Fall time of TxD signal at the output pin(3) —9(4) ns D— 9(5) dCCTxD01 CC D Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge —25 ns dCCTxD10 CC D Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge —25 ns 1. TxD pin load maximum 25 pF. 2. Pad configured as VERY STRONG. 3. Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire temperature range of the device has been taken into account. 4. VDD_HV_IO = 5.0 V ± 10%, Transmission line Z = 50 ohms, tdelay = 1 ns, CL = 10 pF. 5. VDD_HV_IO = 3.3 V ± 10%, Transmission line Z = 50 ohms, tdelay = 0.6 ns, CL = 10 pF. dCCTxD10 dCCTxD01 TxD PE_Clk * * FlexRay Protocol Engine Clock Table 70. RxD input characteristics Symbol C Characteristic Value Unit Min Max C_CCRxD CC D Input capacitance on RxD pin — 7 pF uCCLogic_1 CC D Threshold for detecting logic high 35 70 % |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |