数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPC58EEX 数据表(PDF) 125 Page - STMicroelectronics

部件名 SPC58EEX
功能描述  32-bit Power Architecture microcontroller for automotive ASIL-D applications
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPC58EEX 数据表(HTML) 125 Page - STMicroelectronics

Back Button SPC58EEX Datasheet HTML 121Page - STMicroelectronics SPC58EEX Datasheet HTML 122Page - STMicroelectronics SPC58EEX Datasheet HTML 123Page - STMicroelectronics SPC58EEX Datasheet HTML 124Page - STMicroelectronics SPC58EEX Datasheet HTML 125Page - STMicroelectronics SPC58EEX Datasheet HTML 126Page - STMicroelectronics SPC58EEX Datasheet HTML 127Page - STMicroelectronics SPC58EEX Datasheet HTML 128Page - STMicroelectronics SPC58EEX Datasheet HTML 129Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 125 / 154 page
background image
DS11646 Rev 4
125/154
SPC58EEx, SPC58NEx
Electrical characteristics
128
3.18.5
PSI5 timing
The following table describes the PSI5 timing.
3.18.6
CAN timing
The following table describes the CAN timing.
uCCLogic_0
CC D Threshold for detecting logic low
30
65
%
dCCRxD01
CC D
Sum of delay from actual input to the D input of the
first FF, rising edge
—10
ns
dCCRxD10
CC D
Sum of delay from actual input to the D input of the
first FF, falling edge
—10
ns
dCCRxAsymAccept15
CC D
Acceptance of asymmetry at receiving CC with
15 pF load
–31.5
44
ns
dCCRxAsymAccept25
CC D
Acceptance of asymmetry at receiving CC with
25 pF load
–30.5
43
ns
Table 70. RxD input characteristics (continued)
Symbol
C
Characteristic
Value
Unit
Min
Max
Table 71. PSI5 timing
Symbol
C
Parameter
Value
Unit
Min
Max
tMSG_DLY
CC D
Delay from last bit of frame (CRC0) to
assertion of new message received interrupt
—3
µs
tSYNC_DLY CC D
Delay from internal sync pulse to sync pulse
trigger at the SDOUT_PSI5_n pin
—2
µs
tMSG_JIT
CC D
Delay jitter from last bit of frame (CRC0) to
assertion of new message received interrupt
1
cycles(1)
tSYNC_JIT
CC D
Delay jitter from internal sync pulse to sync
pulse trigger at the SDOUT_PSI5_n pin
+/-±(1 PSI5_1µs_CLK +
1 PBRIDGEn_CLK)
cycles
1. Measured in PSI5 clock cycles (PBRIDGEn_CLK on the device). Minimum PSI5 clock period is 20 ns.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com