数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE1202 数据表(PDF) 20 Page - Analog Devices

部件名 ADE1202
功能描述  Dual Channel, Configurable, Isolated Digital Input
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE1202 数据表(HTML) 20 Page - Analog Devices

Back Button ADE1202 Datasheet HTML 16Page - Analog Devices ADE1202 Datasheet HTML 17Page - Analog Devices ADE1202 Datasheet HTML 18Page - Analog Devices ADE1202 Datasheet HTML 19Page - Analog Devices ADE1202 Datasheet HTML 20Page - Analog Devices ADE1202 Datasheet HTML 21Page - Analog Devices ADE1202 Datasheet HTML 22Page - Analog Devices ADE1202 Datasheet HTML 23Page - Analog Devices ADE1202 Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 42 page
background image
ADE1202
Data Sheet
Rev. 0 | Page 20 of 42
COMPARATOR
OUTPUT
DEBOUNCE
FILTER
COUNTER
DEBOUNCE FILTER
OUTPUT
DEBOUNCE FILTER
COUNTER
UP/DOWN MODE
UP/CLEAR MODE
DEBOUNCE FILTER
OUTPUT
TIME
TIME
TIME
FILTER LENGTH
FILTER LENGTH
TIME
TIME
Figure 32. Debounce Filter Function Example
INVALID MODE
The register protection feature must be disabled when
configuring the ADE1202 (see the Protecting the Integrity of
Configuration Registers section). During this time, the state of
the DOUT1 pin and DOUT2 pin does not reflect the state of
the inputs on the IN1 pin and IN2 pin, and the IC is in invalid
mode. The IC remains in this mode until the register protection
is enabled.
During invalid mode, the ADE1202 output on the DOUT1 pin
and DOUT2 pin is set based on Bits[5:4] (INVALID_MODE)
and Bit 3 (FORCEVAL) of the BIN_CTRL register.
If the INVALID_MODE bits are equal to 00, the DOUT1 and
DOUT2 filter outputs are set to the value configured in the
FORCEVAL bit in the BIN_CTRL register. If the bits are equal
to 01, the DOUT1 and DOUT2 filter outputs are set to the
DOUTx output from the digital datapath. If the bits are equal to
10, the DOUT1 and DOUT2 filter outputs toggle the value they
had upon entering invalid mode. If the bits are equal to 11, the
DOUT1 and DOUT2 filter outputs hold the current value.
PROGRAMMABLE LOAD CURRENT
The ADE1202 programmable load current block diagram is
shown in Figure 33. The input impedance of the programmable
load is given in Table 1. When the programmable load is disabled
with the PL_EN register, Bit 15 and Bit 14 = 00, and the external
FET is conducting, the load sinks ~100 µA.
ADE1202
56kΩ
LOADx
GNDF
Figure 33. Programmable Load Current Block Diagram
A high voltage digital input is presented to the ADE1202
application circuit, as shown in Figure 23. When the digital
input switches on to a high voltage state, the ADE1202 injects a
pulsed current load for a user defined period of time based on
the PL_HIGH_TIME register, and then switches to a constant
current. The pulsed current is sometimes called a wetting current
and removes oxidation from the digital input contacts, as well as
minimizes the effects of surge and electrical fast transients.
To calculate the value to write to the HIGH_CODE bits
(Bits[7:0]) of the PL_HIGH_CODE register to configure the
pulsed current, use the following equation:
HIGH_CODE = Pulsed Current/0.2
(2)
where Pulsed Current is the desired current level expressed in
mA. The resolution of the pulsed current is 0.2 mA per LSB.
The maximum current is (28 − 1) × 0.2 = 51 mA.
The recommended range of the pulsed current is between 20 mA
and 50 mA, and HIGH_CODE = 100 decimal to 250 decimal.
The minimum current is 0.2 mA and HIGH_CODE = 1.
The pulsed current is applied for a time period set in Bits[11:0]
(HIGH_TIME) in the PL_HIGH_TIME register.
To determine the value to write to the HIGH_TIME bit field
based on the desired period of the pulse, use the following
equation:
HIGH_TIME = Pulsed Current Period/10
(3)
where Pulsed Current Period is the desired time period
expressed in µs. The resolution of the pulsed current period is
10 µs. The maximum period is (212 − 1) × 10 (µs) = 40.95 ms.
After the pulsed current period, the programmable load
switches to a constant current level set in the LOW_CODE bits
(PL_LOW_CODE register, Bits[5:0]). To determine the value to
write to the LOW_CODE bit field, use the following equation:
LOW_CODE = Constant Current/0.1
(4)
where:
Constant Current is the desired current level expressed in mA.
The resolution of the constant current is 0.1 mA per LSB.
The maximum current that can be set is (26 − 1) × 0.1 = 6.3 mA.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com