| 数据搜索系统,热门电子元器件搜索 |
|
STM32L082KB 数据表(PDF) 88 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L082KB 数据表(HTML) 88 Page - STMicroelectronics |
|
88 / 132 page ![]() Electrical characteristics STM32L082xx 88/132 DS10688 Rev 7 Input/output AC characteristics The definition and values of input/output AC characteristics are given in Figure 23 and Table 59, respectively. Unless otherwise specified, the parameters given in Table 59 are derived from tests performed under ambient temperature and VDD supply voltage conditions summarized in Table 23. Table 59. I/O AC characteristics(1) OSPEEDRx[1:0] bit value(1) Symbol Parameter Conditions Min Max(2) Unit 00 fmax(IO)out Maximum frequency(3) CL = 50 pF, VDD = 2.7 V to 3.6 V - 400 kHz CL = 50 pF, VDD = 1.65 V to 2.7 V - 100 tf(IO)out tr(IO)out Output rise and fall time CL = 50 pF, VDD = 2.7 V to 3.6 V - 125 ns CL = 50 pF, VDD = 1.65 V to 2.7 V - 320 01 fmax(IO)out Maximum frequency(3) CL = 50 pF, VDD = 2.7 V to 3.6 V - 2 MHz CL = 50 pF, VDD = 1.65 V to 2.7 V - 0.6 tf(IO)out tr(IO)out Output rise and fall time CL = 50 pF, VDD = 2.7 V to 3.6 V - 30 ns CL = 50 pF, VDD = 1.65 V to 2.7 V - 65 10 Fmax(IO)out Maximum frequency(3) CL = 50 pF, VDD = 2.7 V to 3.6 V - 10 MHz CL = 50 pF, VDD = 1.65 V to 2.7 V - 2 tf(IO)out tr(IO)out Output rise and fall time CL = 50 pF, VDD = 2.7 V to 3.6 V - 13 ns CL = 50 pF, VDD = 1.65 V to 2.7 V - 28 11 Fmax(IO)out Maximum frequency(3) CL = 30 pF, VDD = 2.7 V to 3.6 V - 35 MHz CL = 50 pF, VDD = 1.65 V to 2.7 V - 10 tf(IO)out tr(IO)out Output rise and fall time CL = 30 pF, VDD = 2.7 V to 3.6 V - 6 ns CL = 50 pF, VDD = 1.65 V to 2.7 V - 17 Fm+ configuration(4) fmax(IO)out Maximum frequency(3) CL = 50 pF, VDD = 2.5 V to 3.6 V -1 MHz tf(IO)out Output fall time - 10 ns tr(IO)out Output rise time - 30 fmax(IO)out Maximum frequency(3) CL = 50 pF, VDD = 1.65 V to 3.6 V -350 KHz tf(IO)out Output fall time - 15 ns tr(IO)out Output rise time - 60 -tEXTIpw Pulse width of external signals detected by the EXTI controller -8 - ns 1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register. 2. Guaranteed by design. 3. The maximum frequency is defined in Figure 23. 4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |