数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32L082KB 数据表(PDF) 91 Page - STMicroelectronics

部件名 STM32L082KB
功能描述  Ultra-low-power 32-bit MCU Arm®-based Cortex®-M0, up to 192KB Flash, 20KB SRAM, 6KB EEPROM, USB, ADC, DACs, AES
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L082KB 数据表(HTML) 91 Page - STMicroelectronics

Back Button STM32L082KB Datasheet HTML 87Page - STMicroelectronics STM32L082KB Datasheet HTML 88Page - STMicroelectronics STM32L082KB Datasheet HTML 89Page - STMicroelectronics STM32L082KB Datasheet HTML 90Page - STMicroelectronics STM32L082KB Datasheet HTML 91Page - STMicroelectronics STM32L082KB Datasheet HTML 92Page - STMicroelectronics STM32L082KB Datasheet HTML 93Page - STMicroelectronics STM32L082KB Datasheet HTML 94Page - STMicroelectronics STM32L082KB Datasheet HTML 95Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 132 page
background image
DS10688 Rev 7
91/132
STM32L082xx
Electrical characteristics
109
RAIN(3)
External input impedance
See Equation 1 and
Table 62 for details
--
50
k
Ω
RADC(3)(4)
Sampling switch resistance
-
-
-
1
k
Ω
CADC(3)
Internal sample and hold
capacitor
--
-
8
pF
tCAL(3)(5)
Calibration time
fADC = 16 MHz
5.2
µs
-83
1/fADC
WLATENCY(6)
ADC_DR register write
latency
ADC clock = HSI16
1.5 ADC
cycles + 2
fPCLK cycles
-
1.5 ADC
cycles + 3
fPCLK cycles
-
ADC clock = PCLK/2
-
4.5
-
fPCLK
cycle
ADC clock = PCLK/4
-
8.5
-
fPCLK
cycle
tlatr(3)
Trigger conversion latency
fADC = fPCLK/2 = 16 MHz
0.266
µs
fADC = fPCLK/2
8.5
1/fPCLK
fADC = fPCLK/4 = 8 MHz
0.516
µs
fADC = fPCLK/4
16.5
1/fPCLK
fADC = fHSI16 = 16 MHz
0.252
-
0.260
µs
JitterADC
ADC jitter on trigger
conversion
fADC = fHSI16
-1
-
1/fHSI16
tS(3)
Sampling time
fADC = 16 MHz
0.093
-
10.03
µs
-1.5
-
160.5
1/fADC
tUP_LDO(3)(5) Internal LDO power-up time
-
-
-
10
µs
tSTAB(3)(5)
ADC stabilization time
-
14
1/fADC
tConV(3)
Total conversion time
(including sampling time)
fADC = 16 MHz,
12-bit resolution
0.875
-
10.81
µs
12-bit resolution
14 to 173 (tS for sampling +12.5
for successive approximation)
1/fADC
1. VDDA minimum value can be decreased in specific temperature conditions. Refer to Table 62: RAIN max for fADC = 16 MHz.
2. A current consumption proportional to the APB clock frequency has to be added (see Table 37: Peripheral current
consumption in Run or Sleep mode).
3. Guaranteed by design.
4. Standard channels have an extra protection resistance which depends on supply voltage. Refer to Table 62: RAIN max for
fADC = 16 MHz.
5. This parameter only includes the ADC timing. It does not take into account register access latency.
6. This parameter specifies the latency to transfer the conversion result into the ADC_DR register. EOC bit is set to indicate the
conversion is complete and has the same latency.
Table 61. ADC characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com