STM32L082KB datasheet(21/132 Pages) STMICROELECTRONICS

21 / 132 page

DS10688 Rev 7

21/132

STM32L082xx

Functional overview

3.4

Reset and supply management

3.4.1

Power supply schemes

•

VDD = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided

externally through VDD pins.

•

VSSA, VDDA = 1.65 to 3.6 V: external analog power supplies for ADC reset blocks, RCs

and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.

•

VDD_USB = 1.65 to 3.6V: external power supply for USB transceiver, USB_DM (PA11)

and USB_DP (PA12). To guarantee a correct voltage level for USB communication

VDD_USB must be above 3.0V. If USB is not used this pin must be tied to VDD or VSS.

On packages without VDD_USB pin, VDD_USB voltage is internally connected to VDD

voltage.

3.4.2

Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset

(PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

•

The version with BOR activated at power-on operates between 1.8 V and 3.6 V.

•

The other version without BOR operates between 1.65 V and 3.6 V.

After the VDD threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or

not at power-on), the option byte loading process starts, either to confirm or modify default

thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes

1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever

the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the

power ramp-up should guarantee that 1.65 V is reached on VDD at least 1 ms after it exits

the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To

reduce the power consumption in Stop mode, it is possible to automatically switch off the

internal reference voltage (VREFINT) in Stop mode. The device remains in reset mode when

VDD is below a specified threshold, VPOR/PDR or VBOR, without the need for any external

reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-

up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive

at power-up.

The devices feature an embedded programmable voltage detector (PVD) that monitors the

VDD/VDDA power supply and compares it to the VPVD threshold. This PVD offers 7 different

levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An

interrupt can be generated when VDD/VDDA drops below the VPVD threshold and/or when

VDD/VDDA is higher than the VPVD threshold. The interrupt service routine can then generate

a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

STM32L082KB 数据表(PDF) 21 Page - STMicroelectronics

STM32L082KB 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载