| 数据搜索系统,热门电子元器件搜索 |
|
STM32H757AI 数据表(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H757AI 数据表(HTML) 25 Page - STMicroelectronics |
|
25 / 251 page ![]() DS12931 Rev 1 25/251 STM32H757xI Functional overview 55 The bootloader is located in non-user System memory. It is used to reprogram the Flash memory through a serial interface (USART, I2C, SPI, USB-DFU). Refer to STM32 microcontroller System memory Boot mode application note (AN2606) for details. 3.5 Power supply management 3.5.1 Power supply scheme STM32H757xI power supply voltages are the following: • VDD = 1.62 to 3.6 V: external power supply for I/Os, provided externally through VDD pins. • VDDLDO = 1.62 to 3.6 V: supply voltage for the internal regulator supplying VCORE • VDDA = 1.62 to 3.6 V: external analog power supplies for ADC, DAC, COMP and OPAMP. • VDD33USB and VDD50USB: VDD50USB can be supplied through the USB cable to generate the VDD33USB via the USB internal regulator. This allows supporting a VDD supply different from 3.3 V. The USB regulator can be bypassed to supply directly VDD33USB if VDD = 3.3 V. • VBAT = 1.2 to 3.6 V: power supply for the VSW domain when VDD is not present. • VCAP: VCORE supply voltage, which values depend on voltage scaling (1.0 V, 1.1 V, 1.2 V or 1.35 V). They are configured through VOS bits in PWR_D3CR register and ODEN bit in the SYSCFG_PWRCR register. The VCORE domain is split into the following power domains that can be independently switch off. – D1 domain containing some peripherals and the Cortex®-M7 core. – D2 domain containing a large part of the peripherals and the Cortex®-M4 core. – D3 domain containing some peripherals and the system control. • VDDSMPS= 1.62 V to 3.6 V: SMPS step-down converter power supply VDDSMPS must be kept at the same voltage level as VDD. • VLXSMPS = SMPS step-down converter output coupled to an inductor. • VFBSMPS = VCORE, 1.8 V or 2.5 V external SMPS step-down converter feedback voltage sense input. • VDDDSI = 1.62 to 3.6 V: supply voltage for the DSI internal regulator • VDD12DSI = 1.15 to 1.3 V: optional supply voltage for the DSI PHY (DSI regulator off) • VCAPDSI: DSI regulator supply output During power-up and power-down phases, the following power sequence requirements must be respected (see Figure 4): • When VDD is below 1 V, other power supplies (VDDA, VDD33USB, VDD50USB, VDDDSI) must remain below VDD + 300 mV. • When VDD is above 1 V, all power supplies are independent (except for VDDSMPS, which must remain at the same level as VDD). During the power-down phase, VDD can temporarily become lower than other supplies only if the energy provided to the microcontroller remains below 1 mJ. This allows external decoupling capacitors to be discharged with different time constants during the power-down transient phase. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |