数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4VL...ALZQ1 数据表(PDF) 219 Page - Texas Instruments

部件名 TDA4VL...ALZQ1
功能描述  TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4VL...ALZQ1 数据表(HTML) 219 Page - Texas Instruments

Back Button TDA4VL...ALZQ1 Datasheet HTML 215Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 216Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 217Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 218Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 219Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 220Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 221Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 222Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 223Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 219 / 251 page
background image
7.10.5.19.1 OSPI0 PHY Mode
7.10.5.19.1.1 OSPI With Data Training
Note
I/O timing requirements and switching characteristics are not applicable when OSPI is used with data
training. Follow the OSPI and QSPI Board Design and Layout Guidelines section to ensure proper
operation.
7.10.5.19.1.1.1 OSPI Switching Characteristics – Data Training
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
tc(CLK)
Cycle time, CLK
DDR, 1.8V
6
ns
DDR, 3.3V
7.5
ns
tc(CLK)
Cycle time, CLK
SDR, 1.8V
6
ns
SDR, 3.3V
7.5
ns
7.10.5.19.1.2 OSPI Without Data Training
Note
The I/O Timings provided in this section are only applicable when data training is not implemented.
Additionally, the I/O Timings are valid only for some OSPI usage modes when the corresponding DLL
Delays are configured as described in Table 7-82 found in this section.
Section 7.10.5.19.1.2.4, Section 7.10.5.19.1.2.2, Section 7.10.5.19.1.2, and Section 7.10.5.19.1.2 present
switching characteristics for OSPI DDR and SDR Mode.
7.10.5.19.1.2.1 OSPI Timing Requirements – SDR Mode
Table 7-82. OSPI DLL Delay Mapping - SDR Timing Modes
MODE
OSPI_PHY_CONFIGURATION_REG BIT FIELD
DELAY VALUE
All modes
PHY_CONFIG_TX_DLL_DELAY_FLD
0x0
PHY_CONFIG_RX_DLL_DELAY_FLD
0x0
Table 7-83. OSPI Timing Requirements – SDR Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O21 tsu(D-LBCLK)
Setup time, D[i:0] valid before active LBCLK
input (DQS) edge(1)
1.8V, External Board Loopback
0.6
ns
3.3V, External Board Loopback
0.9
ns
O22 th(LBCLK-D)
Hold time, D[i:0] valid after active LBCLK
input (DQS) edge(1)
1.8V, External Board Loopback
1.7
ns
3.3V, External Board Loopback
2
ns
(1)
i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1
OSPI_DQS
OSPI_TIMING_06
O21
O 2
2
OSPI_D[i:0]
Figure 7-98. OSPI Timing Requirements – SDR, External Loopback Clock
www.ti.com
TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1
SPRSP62 – DECEMBER 2022
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
219
Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com