数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4VL...ALZQ1 数据表(PDF) 220 Page - Texas Instruments

部件名 TDA4VL...ALZQ1
功能描述  TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4VL...ALZQ1 数据表(HTML) 220 Page - Texas Instruments

Back Button TDA4VL...ALZQ1 Datasheet HTML 216Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 217Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 218Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 219Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 220Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 221Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 222Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 223Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 224Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 220 / 251 page
background image
7.10.5.19.1.2.2 OSPI Switching Characteristics – SDR Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O7
tc(CLK)
Cycle time, CLK
1.8V
7
ns
3.3V
7.5
ns
O8
tw(CLKL)
Pulse duration, CLK low
–0.3+0.475*P
(2)
ns
O9
Pulse duration, CLK high
–0.3+0.475*P
(2)
ns
O10 ttd(CSn-CLK)
Delay time, CSn[3:0] active edge to CLK rising
edge
1.8V
0.475 * P +
0.975 * M * R
- 7 (2) (3) (5)
0.525 * P +
1.025 * M * R
+ 1 (2) (3) (5)
ns
3.3V
0.475 * P +
0.975 * M * R
- 7(2) (3) (5)
0.525 * P +
1.025 * M * R
+ 1 (2) (3) (5)
ns
O11 td(CLK-CSn)
Delay time, CLK rising edge to CSn inactive
edge
1.8V
0.475 * P +
0.975 * N * R
- 1 (2) (4) (5)
0.525 * P +
1.025 * N * R
+ 1 (2) (4) (5)
ns
3.3V
0.475 * P +
0.975 * N * R
- 1 (2) (4) (5)
0.525 * P +
1.025 * N * R
+ 1(2) (4) (5)
ns
O12 td(CLK-D)
Delay time, CLK active edge to D[i:0]
transition(1)
1.8V
–1.16
1.25
ns
3.3V
–1.33
1.51
ns
(1)
i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1
(2)
P = CLK cycle time = SCLK period
(3)
M = OSPI_DEV_DELAY_REG[D_INIT_FLD]
(4)
N = OSPI_DEV_DELAY_REG[D_AFTER_FLD]
(5)
R = refclk
OSPI_CLK
OSPI_TIMING_02
OSPI_CSn
O10
O11
O9
O8
O12
O7
OSPI_D[i:0]
Figure 7-99. OSPI Switching Characteristics – SDR
Section 7.10.5.19.1.2.3, Section 7.10.5.19.1.2.1, Section 7.10.5.19.1.2.2, Section 7.10.5.19.1.2.2, and Figure
7-98 presents timing requirements for OSPI DDR and SDR Mode.
7.10.5.19.1.2.3 OSPI Timing Requirements – DDR Mode
Table 7-84. OSPI DLL Delay Mapping - DDR Timing Modes
MODE
OSPI_PHY_CONFIGURATION_REG
BIT FIELD
OSPI0
OSPI1
DELAY VALUE
TRANSMIT
1.8V
PHY_CONFIG_TX_DLL_DELAY_FLD
0x54
0x54
3.3V
PHY_CONFIG_TX_DLL_DELAY_FLD
0x55
0x5C
RECEIVE
TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1
SPRSP62 – DECEMBER 2022
www.ti.com
220
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com